

Digital System Design(15A04504)

Prepared By

**N PRAKASH BABU,
Associate Professor,
Department of ECE.**

COURSE OUTCOMES

C315.1 Explain the operation CMOS, TTL logic families ECL logic families and interfacing between them.

C315.2 Demonstrate the concept in HDL and Model digital logic circuits using hardware description languages like VHDL

C315.3 Design and implement various Combinational circuits using basic IC structures

C315.4 Design and implement various sequential circuits using VHDL

C315.5 Develop VHDL programs for various complex combinational and Sequential circuits using VHDL

MAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR

Tech III-ISem. (ECE)

L T P C

3 1 0 3

15A04504- DIGITAL SYSTEM DESIGN

UNIT-I

CMOS LOGIC: Introduction to logic families, CMOS logic, CMOS logic families; **BIPOLAR LOGIC AND INTERFACING:** **Bipolar logic, Transistor logic, TTL** families, CMOS/TTL interfacing, low voltage CMOS logic and interfacing, Emitter coupled logic, Comparison of logic families, Familiarity with standard 74-series and CMOS 40-series-ICs – Specifications

UNIT-II

SOFTWARE DESCRIPTION LANGUAGES: HDL Based Digital Design, The VHDL

Hardware Description Language–Program Structure, Types, Constants and Arrays, Functions and procedures, Libraries and Packages, Structural design elements, Behavioral design elements, Behavioral design elements, The Time Dimension, Simulation, Test Benches, VHDL Features for Sequential Logic Design, Synthesis

T-III

COMBINATIONAL LOGIC DESIGN PRACTICES: Description of basic structures like Adders, Encoders, Comparators, Multiplexers (74 –series MSI); Design of Complex Combinational circuits using the basic structures; Designing Using Combinational PLDs like PLAs, PALs ,PROMs CMOS PLDs; Adders & sub tractors, Combinational multipliers; VHDL models for the above standard building blocks.

T-IV

SEQUENTIAL MACHINE DESIGN PRACTICES: Review of design of State machines, Standard building block ICs for Shift registers, parallel / serial conversion , shift register counters, Ring counters; Johnson counters, LFSR counter ; VHDL models for the above standard building block ICs. Synchronous Design example using standard building block ICs.

T-V

Examples (using VHDL): Barrel shifter, comparators, floating-point encoder, odd parity encoder. Sequential logic Design: Latches & flip flops, PLDs, counters, shift register and their VHDL models.

Books:

John F. Wakerly, "Digital Design Principles and Practices" 4th edition, Pearson Education., 2009

Charles H. Roth, Jr., "Fundamentals of Logic Design" 5th edition, CENGAGE Learning 2012.

References:

Morris Mano and Michael D. Ciletti., "Digital Logic Design" 4th edition Pearson Education., 2013

Stephen Brown and Zvonko Vranesic, "Fundamentals of digital logic with VHDL design" 2nd edition McGraw Hill Higher Education.

Thomas Hasker, "A VHDL PRIMER" 3rd edition Eastern Economy Edition, PHI Learning, 2010.

UNIT-I

CMOS LOGIC

roduction to logic families, CMOS logic, CMOS steady state electrical behavior, CMOS dynamic electrical behavior, CMOS logic families.

olar Logic and Interfacing; Bipolar logic, Transistor logic, TTL families.

OS/TTL interfacing, low voltage CMOS logic and interfacing, er

pled logic, comparison of logic families, Familiarity with standard 74-s


d CMOS 40- series-ICs - specifications.

INTRODUCTION

The Start of the Modern Electronics Era



Bardeen, Shockley, and Brattain at Bell
Laboratories - Brattain and Bardeen invented
the bipolar transistor in 1947.



The first germanium bipolar transistor
was developed in 1954.
Roughly 50 years later, electronics
account for 10% (4 trillion dollars)
of the world GDP.

Electronics Milestones

Braun invents the solid-state rectifier.	1958	Integrated circuit developed by Kilby
DeForest invents triode vacuum tube.	1958	Noyce
27 First radio circuits developed from diodes and triodes.	1961	First commercial IC from Fairchild Semiconductor
Lilienfeld field-effect device patent filed.	1963	IEEE formed from merger of IRE and AIEE
Bardeen and Brattain at Bell Laboratories invent bipolar transistors.	1968	First commercial IC opamp
Commercial bipolar transistor production at Texas Instruments.	1970	One transistor DRAM cell invented by Dennard at IBM.
Bardeen, Brattain, and Shockley receive Nobel prize.	1971	4004 Intel microprocessor introduced
	1978	First commercial 1-kilobit memory.
	1974	8080 microprocessor introduced.
	1984	Megabit memory chip introduced.
	2000	Alferov, Kilby, and Kromer share Nobel prize

INTRODUCT

Evolution of Electronic Devices

Vacuum
tubes



(a)

Discrete
Transistor




(b)

MSI
Integrated
Circuits





(c)

VLSI
Surface-Mounted
Circuits



(d)

Signal Types



- Analog signals take on continuous values - typically current or voltage.
- Digital signals appear at discrete levels. Usually we use binary signals which utilize only two levels.
- One level is referred to as logical 1 and logical 0 is assigned to the other level.

INTRODUCT

Physical Representation of bits in Different Applications

<i>Technology</i>	<i>State Representing Bit</i>	
	<i>0</i>	<i>1</i>
Pneumatic logic	Fluid at low pressure	Fluid at high pressure
Relay logic	Circuit open	Circuit closed
Complementary metal-oxide semi conductor (CMOS) logic	0–1.5 V	3.5–5.0 V
Transistor-transistor logic (TTL)	0–0.8 V	2.0–5.0 V
Fiber optics	Light off	Light on
Dynamic memory	Capacitor discharged	Capacitor charged
Nonvolatile, erasable memory	Electrons trapped	Electrons released
Bipolar read-only memory	Fuse blown	Fuse intact
Bubble memory	No magnetic bubble	Bubble present
Magnetic tape or disk	Flux direction “north”	Flux direction “south”
Polymer memory	Molecule in state A	Molecule in state B
Read-only compact disc	No pit	Pit
Rewritable compact disc	Dye in crystalline state	Dye in non-crystalline state

INTRODUCT

When discussing electronic logic circuits such as **CMOS and TTL**, digital designers often use the words “**LOW**” and “**HIGH**” in place of “**0**” and “**1**” .

LOW A signal in the range of algebraically lower voltages, which is interpreted as a logic 0.

HIGH A signal in the range of algebraically higher voltages, which is interpreted as a logic 1.

There are two logic types

1. Positive logic
2. Negative logic

Assigning **0 to LOW** and **1 to HIGH** seems most natural, and is called **positive logic**.

The opposite assignment, i.e. **1 to LOW** and **0 to HIGH**, is not often used, and is called **negative logic**.

INTRODUCT

Gates:

Logic gates are the basic building blocks of any **digital system**. It is an electronic circuit having more than one input and only one output.

Logic gates are named as **AND gate, OR gate, NOT gate** etc.

An **AND gate** produces a **1** output if and only if **all of its inputs are 1**.


An **OR gate** produces a **1** if and only if **one or more of its inputs are 1**.

A **NOT gate**, usually called an inverter, produces an output value that is the **opposite of its**


value.

NOT


A	C
0	1
1	0




AND		C
A	B	
0	0	0
0	1	0
1	0	0
1	1	1




OR		C
A	B	
0	0	0
0	1	1
1	0	1
1	1	1




NAND		C
A	B	
0	0	1
0	1	1
1	0	1
1	1	0



NOR		C
A	B	
0	0	1
0	1	0
1	0	0
1	1	0



XOR		C
A	B	
0	0	0
0	1	1
1	0	1
1	1	0



INTRODUCT

Logic Family:

A logic family is a collection of different integrated circuit chips that have similar input, output, and power supply characteristics, but that perform different logic functions.

Chips from the same family can be interconnected to perform any desired logic function.

On the other hand, chips from differing families may not be compatible; they may use different power supply voltages or may use different input and output conditions to represent logic values.

Types of Logic Families:

Bipolar Logic Families

Diode logic (DL)

Resistor-Transistor logic (RTL)

Diode-Transistor logic (DTL)

Transistor-Transistor logic (TTL)

Emitter coupled logic (ECL)

Unipolar Logic Families


1. NMOS

2. PMOS

3. CMOS

INTRODUCT

Logic Family:




Family

CMOS (Complementary Metal-Oxide-Semiconductor) technology is used predominantly to build digital circuitry.

The fundamental building blocks of CMOS circuits are **P-type** and **N-type** MOS transistors.

A MOS transistor can be modeled as a 3-terminal device that acts like a voltage-controlled resistance. There are two types of MOS transistors as shown in below


N-type MOS transistors



Voltage-controlled resistance:
increase $V_{gs} \implies$ decrease R_{ds}

Note: normally, $V_{gs} \geq 0$

P-type MOS transistors



Voltage-controlled resistance:
decrease $V_{gs} \implies$ decrease R_{ds}


Note: normally, $V_{gs} \leq 0$

V_{in} □

The MOS transistor acts as a voltage-controlled resistance

NAND and NOR Gates

NOR GATE




CMOS 2-input NOR gate:
 circuit diagram;
 function table;
 logic symbol.


(b)

A	B	Q1	Q2	Q3	Q4	Z
L	L	off	on	off	on	H
L	H	off	on	on	off	L
H	L	on	off	off	on	L
H	H	on	off	on	off	L

(c)




CMOS 3-INPUT NAND GATE



(b)

A	B	C	Q1	Q2	Q3	Q4	Q5	Q6	Z
L	L	L	off	on	off	on	off	on	H
L	L	H	off	on	off	on	on	off	H
L	H	L	off	on	on	off	off	on	H
L	H	H	off	on	on	off	on	off	H
H	L	L	on	off	off	on	off	on	H
H	L	H	on	off	off	on	on	off	H
H	H	L	on	off	on	off	off	on	H
H	H	H	on	off	on	off	on	off	L

(c)




CMOS 3-input NAND gate: (a) circuit diagram; (b) function table; (c) logic symbol.

AND-OR-INVERT and OR-AND-INVERT Gates

circuits can perform two levels of logic with just a single “level” of transistors.


AND-OR-INVERT (AOI)

$$Z = \overline{A \cdot B + C \cdot D}$$



(b)

A	B	C	D	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Z
L	L	L	L	off	on	off	on	off	on	off	on	H
L	L	L	H	off	on	off	on	off	on	on	off	H
L	L	H	L	off	on	off	on	on	off	off	on	H
L	L	H	H	off	on	off	on	on	off	on	off	L
L	H	L	L	off	on	on	off	off	on	off	on	H
L	H	L	H	off	on	on	off	off	on	on	off	H
L	H	H	L	off	on	on	off	on	off	off	on	H
L	H	H	H	off	on	on	off	on	off	on	off	L
H	L	L	L	on	off	off	on	off	on	off	on	H
H	L	L	H	on	off	off	on	off	on	on	off	H
H	L	H	L	on	off	off	on	on	off	off	on	H
H	L	H	H	on	off	off	on	on	off	on	off	L
H	H	L	L	on	off	on	off	off	on	off	on	L
H	H	L	H	on	off	on	off	off	on	on	off	L
H	H	H	L	on	off	on	off	on	off	off	on	L
H	H	H	H	on	off	on	off	on	off	on	off	L




Logic Diagram

AOI AND-OR-INVERT gate: (a) circuit diagram; (b) function table

AND-OR-INVERT and OR-AND-INVERT Gates

circuits can perform two levels of logic with just a single “level” of transistors.

$$Z = \overline{A.B + C.D}$$




Logic Diagram

AND-OR-INVERT and OR-AND-INVERT Gates

circuits can perform two levels of logic with just a single “level” of transistors.


OR-AND-INVERT (OAI)

$$Z = \overline{(A+B) \cdot (C+D)}$$



(b)

A	B	C	D	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Z
L	L	L	L	off	on	off	on	off	on	off	on	H
L	L	L	H	off	on	off	on	off	on	on	off	H
L	L	H	L	off	on	off	on	on	off	off	on	H
L	L	H	H	off	on	off	on	on	off	on	off	H
L	H	L	L	off	on	on	off	off	on	off	on	H
L	H	L	H	off	on	on	off	off	on	on	off	L
L	H	H	L	off	on	on	off	on	off	off	on	L
L	H	H	H	off	on	on	off	on	off	on	off	L
H	L	L	L	on	off	off	on	off	on	off	on	H
H	L	L	H	on	off	off	on	off	on	on	off	L
H	L	H	L	on	off	off	on	on	off	off	on	L
H	L	H	H	on	off	off	on	on	off	on	off	L
H	H	L	L	on	off	on	off	off	on	off	on	H
H	H	L	H	on	off	on	off	off	on	on	off	L
H	H	H	L	on	off	on	off	on	off	off	on	L
H	H	H	H	on	off	on	off	on	off	on	off	L



Logic Diagram

OR-AND-INVERT gate: (a) circuit diagram; (b) function table.

Characteristics of Logic Families:

Logic voltage levels

Noise margins

Propagation delay and Fanout

Speed

Power Consumption

Immunity to noise

Electrostatic discharge

Steady-State Electrical Behavior

Logic Levels and Noise Margins

MOS devices operating under normal conditions are guaranteed to produce output voltages within well-defined LOW and HIGH ranges. And they recognize LOW and HIGH input voltages over somewhat wider ranges.


There are four logic levels in the logic families.

The **minimum output voltage** in the **HIGH** state.

The **minimum input voltage** guaranteed to be recognized as a **HIGH**.

The **maximum input voltage** guaranteed to be recognized as a **LOW**.

The **maximum output voltage** in the **LOW** state.



power-supply voltage V_{CC} and ground are often called the *power supply rails*.

CMOS levels are typically a function of the power-supply rails:

$V_{CC} - 0.1 \text{ V}$ for example $V_{CC}=5\text{V}$ then the CMOS logic levels are

V_{OHmin} 70% of V_{CC}

$$V_{OHmin} = 4.9\text{V}$$

30% of V_{CC}



$$V_{IHmin} = 3.5\text{V}$$

V_{OLmax} ground + 0.1 V

$$V_{ILmax} = 1.5\text{V}$$

$$V_{OLmax} = 0.1\text{V}$$

Acceptable CMOS Gate Input Signal Levels




Acceptable CMOS Gate Output Signal Levels



Steady-State Electrical Behavior

Margins

The circuit's ability to tolerate noise signals is referred to as the **noise immunity**, a quantitative measure of noise immunity is called **noise margin**.



HI state noise margin:

$$V_{NH} = V_{OH(min)} - V_{IH(min)}$$

LO state noise margin:

$$V_{NL} = V_{IL(max)} - V_{OL(max)}$$

Noise margin:


$$V_N = \min(V_{NH}, V_{NL})$$

I_{OH} – Current flowing into an output in the logical “1” state under specified load conditions

I_{OL} – Current flowing into an output in the logical “0” state under specified load conditions

I_{IH} – Current flowing into an input when a specified HI level is applied to that input

I_{IL} – Current flowing into an input when a specified LO level is applied to that input



Steady-State Electrical Behavior

Circuit Behavior with Resistive Loads



CMOS gate inputs have very high impedance and consume very little current from the devices that drive them.

The other devices such as discrete resistors, LEDs and relays are connected to a CMOS output. In this case, we say that it is a **resistive load** or a **DC load**.

When the output of a CMOS circuit is connected to a resistive load, the output behavior is nearly as ideal.

Thus, in the **LOW state**, the output voltage may be somewhat **higher than 0.1 V**, and in the **HIGH state** it may be **lower than 4.4 V**.

Equivalent model of a CMOS inverter with a resistive load



(a) Showing actual load circuit (b) Thevenin equivalent model

In normal operation, one resistance is high ($>1\text{ M}\ \Omega$) and the other is low (perhaps $<1\text{ k}\ \Omega$), depending on whether the input voltage is HIGH or LOW.

The load in this circuit consists of two resistors attached to the supply rails; a real circuit could have any resistor values.


In any case, a resistive load, consisting only of resistors and voltage sources, can always be modeled by a Thévenin equivalent network

Resistive model for CMOS LOW output with resistive load

When the CMOS inverter has a HIGH input, the output should be LOW; Since PMOS is off (High resistance) and NMOS is ON (Less On resistance)

The resulting output voltage can be calculated as follows

$$V_{OUT} = 3.33 \text{ V} \cdot [100 / (100 + 667)] = 0.43 \text{ V}$$




Resistive model for CMOS HIGH output with resistive load

Similarly, when the inverter has a LOW input, the output should be HIGH.

The actual output voltage can be predicted with the model in the previous slide. Assume that the PMOS "on" resistance is 200Ω , the resulting output voltage can be calculated as follows:

$$V_{OUT} = 3.33 \text{ V} + (5 \text{ V} - 3.33 \text{ V}) \cdot [667 / (200 + 667)] = 4.61 \text{ V}$$




Manufacturers specify a maximum load for the output in each state (HIGH or LOW), and guarantee a minimum output voltage for that load.

Load is specified in terms of current:

I_{OLmax} : The maximum current that the output can sink in the LOW state while still maintaining an output voltage no greater than V_{OLmax} .

I_{OHmax} : The maximum current that the output can source in the HIGH state while still maintaining an output voltage no less than V_{OHmin} .



Circuit definitions of (a) I_{OLmax} ; (b) I_{OHmax} .



Sinking Current and Sourcing Current

Sinking Current:

The output is said to sink current when current flows from the power supply, through the load, through the device output to ground.


Sourcing Current:

The output is said to source current when current flows from the power supply, out of the device output, and through the load to ground.




Operation of Sinking Current and Sourcing Current

Far



(a) Output Low

Sink current = $3.33/667=5 \text{ mA}$



(b) Output High

Source current = $1.67/667=2.5 \text{ mA}$

Inverter Behaviour with Non-Ideal Inputs

So far, we have assumed that the HIGH and LOW inputs to a CMOS circuit are ideal voltages relative to the power supply rails (5V and 0V).


However, the behavior of a real CMOS inverter circuit depends on the input voltage as well as the characteristics of the load.

If the input voltage is **not close to the power-supply rail**, then the “on” transistor may not be fully “on” and its resistance may increase.


Conversely, the “off” transistor may not be fully “off” and its resistance may be quite a bit less than the megohm.

These two effects combine to move the output voltage away from the power supply rail.

CMOS Inverter with Nonideal Input Voltages



(a) equivalent circuit with 1.5-V input



(b) equivalent circuit with 3.5-V input


The current flow with the 1.5V input

$$I_{\text{wasted}} = 5.0 \text{ V} / 400 \text{ } \Omega + 2.5 \text{ k}\Omega =$$


$$P_{\text{wasted}} = 5.0 \text{ V} \cdot I_{\text{wasted}} = 8.62 \text{ mW}$$

Circuit Behaviour with Non-Ideal Inputs

CMOS inverter with load and nonideal 1.5-V input



CMOS inverter with load and nonideal 3.5-V input



With a 1.5-V input, the output at 3.98 V is still within the valid range for a HIGH signal, but it is far from the ideal 5.0 V.

Similarly, with a 3.5-V input, the LOW output is 0.93 V, not 0 V.

Fanout

out


The fanout of a logic gate is the number of inputs that the gate can drive without exceeding worst-case loading specifications.

The fanout depends not only on the characteristics of the output, but also on the inputs to which it is driving.

Fanout must be examined for both possible output states, HIGH and LOW.

Note that the HIGH-state and LOW-state fanouts of a gate are not necessarily equal.

In general, the **overall fanout** of a gate is **the minimum of its HIGH-state and LOW-state fanouts**.



$$\text{fanout} = \min\left(\frac{I_{OH}}{I_{IH}}, \frac{I_{OL}}{I_{IL}}\right)$$

Effects of Loading

Driving an output beyond its rated fanout has several effects:

In the LOW state, the output voltage (V_{OL}) may increase beyond V_{OLmax} .

In the HIGH state, the output voltage (V_{OH}) may fall below V_{OHmin} .

Propagation delay to the output may increase beyond specifications.

Output rise and fall times may increase beyond their specifications.

The operating temperature of the device may increase, thereby reducing the reliability

of the device and eventually causing device failure.

Unused Inputs


Unused CMOS inputs should never be left unconnected (or floating).

Unused **AND** or **NAND** input should be tied to **logic 1**, as in (b), and

unused **OR** or **NOR** input should be tied to logic 0, as in (c).

In high-speed circuit design, it's usually better to use method (b) or (c) rather than (a)

because it increases the capacitive load on the driving signal and may slow things down



Unused inputs: (a) tied to another input; (b) NAND pulled up; (c) NOR pulled down.

Dynamic Electrical Behaviour

In the CMOS Dynamic electrical behaviour we will study the following parameters

Transition Time

Propagation Delay

Power Consumption

Both the **speed** and the **power consumption** of a CMOS device depend to a large extent on the dynamic characteristics of the device and its load, that is, what happens when the output changes between states.

Speed depends on two characteristics, **transition time** and **propagation delay**

Transition Time

Amount of time that the output of a logic circuit takes to change from one state to another is called the transition time.


Dynamic Electrical Behaviour

Transition Time

Transition time will depend on the two parameters

Rise Time (T_r): It is the time taken by the output to change from **LOW to HIGH**

Fall Time (T_f): It is the time taken by the output to change from **HIGH to LOW**



(a) Ideal case of zero-time switching

(b) Realistic

(c) Actual Timing


Dynamic Electrical Behaviour

rise and fall times of a CMOS output depend mainly on two factors, the “on” transistor resistance and the load capacitance.

Large capacitance increases transition times; since this is undesirable, the stray capacitance must be minimized. Stray capacitance is present in every circuit due to following sources

The output circuits, output transistors, internal wiring and packaging have some capacitance associated with them. This is the order of 2-10 pF

The wiring connections between output and other input pads adds capacitance of the order of 1 pF.




Equivalent circuit for analysing transition times of CMOS output

Dynamic Electrical Behaviour

Propagation Delay

Propagation delay (t_p) of a signal path is the amount of time that it takes for a change in the input signal to produce a change in the output signal.



Propagation delays
of a CMOS inverter:
(a) measured at 50%
times; (b) measured at
points of transitions.

The Propagation delay is determined by two factors:

1. t_{pHL} :The time between an input change corresponding output change when the output is changing from HIGH to LOW.

2. t_{pLH} :The time between an input change corresponding output change when the output is changing from LOW to HIGH.

- ❖ The values of propagation times (t_{pLH}, t_{pHL}) may not be the same and both will vary depending on the load.
- ❖ When both are equal, the larger value is considered as a propagation delay time for logic gate.

Dynamic Electrical Behaviour

Power Consumption

Power consumption in the gates are two types

- Static Power dissipation

- Dynamic Power dissipation

The power consumption of a CMOS circuit whose output is **not changing** is called **static dissipation** or quiescent power dissipation.

The power consumption of a CMOS circuit **during transition** is known as **dynamic dissipation**.

Power consumption during the transition is given by $P_T = C_{PD} \cdot V_{CC}^2 \cdot f$

P_T : The circuit's internal power dissipation due to output transitions.

V_{CC} : The power supply voltage.

f : The transition frequency of the output signal. This specifies the number of power-consuming output transitions per second.

C_{PD} : The power dissipation capacitance, it specified by the manufacturer.

Dynamic Electrical Behaviour

Power Consumption

Power consumption in the gates are two types

- Static Power dissipation

- Dynamic Power dissipation

The power consumption of a CMOS circuit whose output is **not changing** is called **static dissipation** or quiescent power dissipation.

The power consumption of a CMOS circuit **during transition** is known as **dynamic dissipation**.

Power consumption during the transition is given by $P_T = C_{PD} \cdot V_{CC}^2 \cdot f$

P_T : The circuit's internal power dissipation due to output transitions.

V_{CC} : The power supply voltage.

f : The transition frequency of the output signal. This specifies the number of power-consuming output transitions per second.

C_{PD} : The power dissipation capacitance, it specified by the manufacturer.


Transmission gate

A PMOS and NMOS transistor pair can be connected together to form a logic-controlled switch. This circuit is called a CMOS transmission gate.


A transmission gate is operated so that its input signals EN and EN-bar are always at opposite logic levels. When EN is HIGH and EN-bar is LOW, there is a low impedance connection between points A and B. When EN is LOW and EN-bar is HIGH, points A and B are disconnected.

The propagation delay of the transmission gate is very low. Because of short delays and construction simplicity, transmission gates are often used internally in larger scale CMOS devices such as multiplexers and flip-flops.

Multiplexers and flip-flops.



CMOS Transmission Gate




2x1 Multiplexer using CMOS transmission gate

- ❖ When S is LOW, the "input" X is connected to the Z "output";
- ❖ when S is HIGH, the "input" Y is connected to Z.

State Outputs

output with **three possible states** is called a three-state output or, sometimes, a tri-state output. Three-state devices have an extra input, usually called “output enable” or “output disable”, for controlling the device’s output(s) in the **high-impedance state (Hi-Z)**.




CMOS Three State Buffer

(b)

EN	A	B	C	D	Q1	Q2	OUT
L	L	H	H	L	off	off	Hi-Z
L	H	H	H	L	off	off	Hi-Z
H	L	L	H	H	on	off	L
H	H	L	L	L	off	on	H

Functional Table



Symbol


Drain Outputs

The PMOS transistors in CMOS output structures are said to provide **active pull-up**, since they actively pull up the output voltage on a LOW-to-HIGH transition.

These transistors are omitted in gates with **open-drain outputs**.

The drain of the topmost NMOS transistor is left unconnected internally, so if the output is not driven, it is "open."

An open-drain output requires an external pull-up resistor to provide passive pull-up to the HIGH level.



(b)

A	B	Q1	Q2	Z
L	L	off	off	open
L	H	off	on	open
H	L	on	off	open
H	H	on	on	L




Open-drain CMOS
NAND gate: (a) circuit
diagram; (b) function
table; (c) logic symbol

Logic

When the outputs of several open-drain gates are tied together with a single pull-up resistor, the AND function is performed.

AND function is obtained, since the wired output is HIGH if and only if all of the individual inputs are HIGH.

For example, a three-input wired AND function is shown in Figure.



Logic Families

CMOS Logic Families are

4000 series CMOS

HC (High Speed CMOS)

HCT (High Speed CMOS, TTL compatible)

VHC (Very High Speed CMOS)

VHCT (Very High Speed CMOS, TTL compatible)

FCT (Fast CMOS, TTL compatible)

FCT-T (Fast CMOS, TTL compatible with V_{OH})

4000 series CMOS

The first commercially successful CMOS family was **4000-series** CMOS.

4000-series circuits offered the benefit of low power dissipation, they were fairly slow and w

to interface with the most popular logic family of the time, bipolar TTL.

Logic Families

CMOS devices that have part numbers of the form **74FAMnn**

where “FAM” is an alphabetic family mnemonic and nn is a numeric function designator.



prefix “74” is simply a number that was used by popular supplier of TTL devices
instruments.

prefix “54” is used for military applications (wider range of temperature and power supply

High Speed CMOS) & HCT (High Speed CMOS, TTL compatible)

the first two 74-series CMOS families are HC and HCT.

HC and HCT both have higher speed and better current sinking and sourcing capability.



Logic Families

and VHCT (Very High Speed CMOS) & HCT (Very High Speed CMOS, TTL compatible)

These families are about twice as fast as HC/HCT while maintaining backwards compatibility with their predecessors.

Like HC/HCT, VHC/VHCT outputs have symmetric output drive. That is, an output can source equal amounts of current.

and FCT-T

A key benefit of the FCT family was its ability to meet or exceed the speed and the output capability of the best TTL families while reducing power consumption and maintaining compatibility with TTL.

The FCT family had the **drawback** of producing a full 5-V CMOS V_{OH} , creating enormous dissipation and circuit noise.

FCT-T is to reduce the HIGH-level output voltage, thereby reducing both power consumption and switching noise while maintaining the same high operating speed as the original FCT.

Bipolar Logic Family

Bipolar logic families use semiconductor **diodes** and **bipolar junction transistors** as the building blocks of logic circuits.

The simplest bipolar logic elements use diodes and resistors to perform logic operations; called diode logic. BJT Family can be classified as..

Diode logic (DL)

Resistor-Transistor logic (RTL)

Diode-Transistor logic (DTL)




Transistor-Transistor logic (TTL)

Emitter coupled logic (ECL)

Diode Logic (DL)


In diode logic family, all the logic is implemented using diodes and resistors.

AND GATE



X	V_Y	V_Z
low	low	low
low	high	low
high	low	low
high	high	high




OR GATE




Inputs		Outputs
X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1

Resistor Transistor Logic (RTL)


INVERTER



AND GATE



NOR GATE



Fast


Diode Transistor logic (DTL)

Schematic of basic two-input **DTL NAND gate**.

V_+ and V_- shift the positive output voltage of the input DL stage below the ground (to cut off the transistor at low input voltage).

When both inputs A and B are high (logic 1) then the diodes D_1 and D_2 are reverse biased. Resistors R_1 and R_3 will then supply enough current to turn on Q_1 . There will be a small positive voltage on the base of Q_1 . **the transistor Q_1 is ON and output Q is LOW.**

When either or both inputs are low, then at least one of the input diodes conducts and pulls the voltage at the anodes to a value less than about 2 volts. R_3 and R_4 then act as a voltage divider that makes Q_1 's base voltage negative and consequently **turns off Q_1 . The output Q IS HIGH**



DTL NAND Gate

Transistor Transistor logic (TTL)

The most commonly used bipolar logic family is transistor-transistor logic.

The basic building block of this logic family is NAND gate.

There are various sub-families of this logic family are

Standard TTL (**74-series TTL**)

Low Power TTL (**74L-TTL**)

High-speed TTL (**74H-TTL**)

Schottky TTL (**74S-TTL**)

Low-power Schottky TTL (**74LS**)

Advanced Schottky TTL (**74AS**)

Advanced Low-power Schottky TTL (**74ALS**)

Fast TTL (**74F**)

- ❖ **Resistor values** in the original TTL families were changed to obtain two more families with different performance characteristics.
- ❖ The 74H (High-speed TTL) family uses **lower resistor** values to reduce propagation delay at the expense of increased power consumption.
- ❖ The 74L (Low-power TTL) family uses **higher resistor values** to reduce power consumption at the expense of increased propagation delay.

Resistor Transistor Logic NAND Gate (7400)

The below figure shows the low power TTL NAND

output configuration with transistor Q4 in the up path and transistor Q3 in the pull-down is called a **totem pole output**.


Q1 is called input transistor, which is **multi-emitter transistor**, that drive transistor Q2 which is used to control Q3 and Q4.

Diodes D1 and D2 is used to **protect Q1** from unwanted negative voltages.

Diode D3 ensures when **Q4 is ON, Q3 is OFF**.

In one or both inputs low, base-emitter junction of Q1 is forward bias, so Q1 ON and output at collector will be low making Q2 off. Q2 off and Q3 & D1 on making **output HIGH**.

In inputs high, base-emitter junction of Q1 is reverse bias so Q1 OFF and output at collector will be high making Q2 ON. Q4 ON and Q3 & D1 OFF, so **output is LOW**.




High Speed NAND Gate (7400)

The circuit below drawn is very similar to that of a standard TTL **except Q3 transistor and D1** combination.

It has been replaced by an arrangement of Q3, Q5 and R5. This combination is called a Darlington pair combination.

The speed of operation is higher and the power dissipation is also higher for this type of TTLs.



Fa

74LS00 TTL NAND Gate (74LS00)

The circuit's operation is best understood by dividing it into the three parts


Diode AND gate and input protection.

Phase Splitter.

Output Stage.



V_A	$Q2$	$Q3$	$Q4$	$Q5$	$Q6$	V_Z	Z
≤ 1.05	off	on	on	off	off	2.7	H
≤ 1.05	off	on	on	off	off	2.7	H
≤ 1.05	off	on	on	off	off	2.7	H
1.2	on	off	off	on	on	≤ 0.35	L



Far

74LS02 TTL NOR Gate

Fast

The circuit's operation is best understood by dividing it into the three parts: the AND gate and input protection.

the Splitter.

Output Stage.

Q_{2X}	V_{AY}	Q_{2Y}	Q_3	Q_4	Q_5	Q_6	V_Z	Z
off	≤ 1.05	off	on	on	off	off	≥ 2.7	H
off	1.2	on	off	off	on	on	≤ 0.35	L
on	≤ 1.05	off	off	off	on	on	≤ 0.35	L
on	1.2	on	off	off	on	on	≤ 0.35	L






Figure 1-10: 74LS02 TTL NOR Gate

Levels and Noise Margins

In the TTL family the logic levels between **0 and 0.8 V** to be **LOW**, and levels between **2.0 and** **5.0 V** to be **HIGH**.



DC noise margin in the the HIGH is .0.7 V

DC noise margin in the LOW state is only 0.3 V.

Emitter Coupled Logic (ECL)

key to **reducing propagation delay** in a bipolar logic family is to **prevent a gate's transistors from saturating**.

It does not produce a **large voltage swing** between the LOW and HIGH levels. Instead, it produces a **small voltage swing**.

The ECL logic family is extremely fast, offering propagation delays as short as **1 ns**.


CMOS ECL Inverter/Buffer Gate

This circuit has both an inverting output (OUT1) and a noninverting output (OUT2).


The transistors are connected as a differential amplifier with a common emitter resistor.

The input LOW and HIGH levels are defined to be **3.6 and 4.4 V**.

The circuit actually produces output LOW and HIGH levels that are **0.6 V higher** (4.2 and 5.0 V).



When **VIN** is **HIGH**, transistor **Q1** is **on**, but not saturated, and transistor **Q2** is **OFF**. Thus, **VOUT2** is pulled to **5.0 V** through $R2$, and it can be shown that the voltage drop across $R1$ is about 0.8 V so that **VOUT1** is about **4.2 V**.




When **VIN** is **LOW**, transistor **Q2** is **on**, but not saturated, and transistor **Q1** is **OFF**.

Thus, **VOUT1** is pulled to **5.0 V** through $R1$, and it can be shown that **VOUT2** is about **4.2 V**.

Two input OR/NOR Gate

This circuit has both an inverting output (OUT1) and a noninverting output (OUT2). The transistors are connected as a differential amplifier with a common emitter resistor.



Circuit Diagram


(b)

X	Y	V_X	V_Y	Q1	Q2	Q3	V_E	V_{OUT1}	V_{OUT2}	OUT1	OUT2
L	L	3.6	3.6	OFF	OFF	on	3.4	5.0	4.2	H	L
L	H	3.6	4.4	OFF	on	OFF	3.8	4.2	5.0	L	H
H	L	4.4	3.6	on	OFF	OFF	3.8	4.2	5.0	L	H
H	H	4.4	4.4	on	on	OFF	3.8	4.2	5.0	L	H

Function

When input X is HIGH, the corresponding input transistor is ON, and **VOUT1 is LOW (NOR output)**. At the same time, Q3 is OFF, and **VOUT2 is HIGH (OR output)**.

(c)



Symbol

Interfac

TTL Interfacing

Interfacing means connecting the outputs of one circuit to the inputs of another circuit that have different electrical characteristics.

When two circuits have different electrical characteristics, direct connection may not be made. In some cases, driver and load circuits are connected through an interface circuit.

There are several factors to consider in TTL/CMOS interfacing,

1. Noise margin.
2. Fanout.
3. Capacitive loading.

As a **Noise Margin factor**, the driver output must satisfy the **voltage and current** requirements of the load circuit.

Driving CMOS

When TTL is the driver and CMOS is the load circuit.

	CMOS		TTL		
	4000B	74HC/HCT	74	74LS	74AS
$I_{IH(max)}$	1 μ A	1 μ A	40 μ A	20 μ A	200 μ A
$I_{IL(max)}$	1 μ A	1 μ A	1.6 mA	0.4 mA	2 mA
$I_{OH(max)}$	0.4 mA	4 mA	0.4 mA	0.4 mA	2 mA
$I_{OL(max)}$	0.4 mA	4 mA	16 mA	8 mA	20 mA

Output Currents of

Interface


In the table, it is observed that the input current values for CMOS are extremely low compared to the output current capabilities of TTL series.

TTL has no problem meeting the CMOS input currents.

By comparing Voltages, We found that,

$$V_{OHmin} \text{ for TTL} \ll V_{IHmin} \text{ for CMOS}$$


In such situations TTL outputs must be raised to an acceptable level for CMOS.




TTL driving CMOS with Pull-up

Driving High Voltage CMOS

Buffer as Interface



Using Level shifter as Interface



Driving TTL

Table below shows the CMOS outputs and TTL input characteristics


For CMOS (4000B)	For TTL
$V_{OH(max)} : 4.95 \text{ V}$	$V_{IH(min)} : 2.0 \text{ V}$
$V_{OL(max)} : 0.05 \text{ V}$	$V_{IL(max)} : 0.8 \text{ V}$
$I_{OH(max)} : 0.4 \text{ mA}$	$I_{IH(max)} : 40 \mu\text{A}$
$I_{OL(max)} : 0.4 \text{ mA}$	$I_{IL(max)} : 1.6 \text{ mA}$

H State:

no special consideration is required for CMOS driving TTL in the HIGH state.


L State:

Current requirement in the LOW state are not satisfied.



Driving TTL in LOW state using Buffer

High Voltage CMOS driving TTL



Low Voltage CMOS Logic and Interfacing

Interfacing

Some important factors may be considered in the IC industry to move towards **lower power-supply voltages**:

CMOS devices:

Cutting power-supply voltage reduces **dynamic power dissipation** more than proportionally.

The oxide insulation between a CMOS transistor's gate and its source and drain is getting

thinner, and thus **incapable of insulating voltage potentials** as "high" as 5 V.

JESD-7A, an IC industry standards group, selected **3.3V ± 0.3V**, **2.5V ± 0.2V**, and **1.8 V ± 0.15V**

as "standard" logic power-supply voltages.

A lower voltage, such as **2.5 V**, is supplied to operate the chip's **internal gates**, or **core logic**.

A higher voltage, such as **3.3 V**, is supplied to operate the **external input and output circuits**, or


Interface

V-TTL and LVCMOS Logic

JEDEC standard for 3.3-V logic actually defines **two sets of levels**.

CMOS (low-voltage CMOS) levels are used in pure CMOS applications where outputs have light loads (less than 100 μA), so V_{OL} and V_{OH} are maintained within 0.2 V of the power-supply rails.

TTL (low-voltage TTL) levels are used in applications where outputs have significant DC loads. V_{OL} can be as high as 0.4 V and V_{OH} can be as low as 2.4 V.



UNIT-II

HARDWARE DESCRIPTION LANGUAGES

Based Digital Design, The VHDL Hardware Description Language–Program Structure, Types, Constants, Arrays, Functions and procedures, Libraries and Packages, Structural design elements, Dataflow models, Behavioral design elements, The Time Dimension, Simulation, Test Benches, VHDL Features, Combinational Logic Design, Synthesis

INTRODUCTION TO VHDL

- VHDL is a language that is used to describe the behavior of digital circuit designs

Very High Speed Integrated Circuit
Hardware
Description
Language

- VHDL designs can be simulated and translated into a form suitable for hardware implementation

- Hierarchical use of VHDL designs permits the rapid creation of complex digital circuit designs

HISTORY OF VHDL

VHDL was developed by the VHSIC (Very High Speed Integrated Circuit) Program in the late 1970s and early 1980s

- The VHSIC program was funded by the U.S. Department of Defense
- Existing tools were inadequate for complex hardware designs

The evolution of VHDL has included the following milestones:

- In 1981, VHDL was first proposed as a hardware description language
- In 1986, VHDL was proposed as an IEEE standard
- In 1987, the first VHDL standard (IEEE-1076-1987) was adopted
- In 1993, a revised VHDL standard (IEEE-1076-1993) was adopted
- In 2002, the current VHDL standard (IEEE-1076-2002) was adopted

VHDL is now used extensively by industry and academia for the purpose of simulating and synthesizing digital circuit designs

Program Structure

The VHDL program structure having the two blocks, which are:


Entity

Architecture

Entity: entity is simply a declaration of a module's inputs and outputs.

Architecture: Architecture is a detailed description of module's internal behavior or structure.

In the text file of a VHDL program, the entity declaration and architecture declaration is separated.



VHDL program file structure

Program Stru

Entity declaration:

Entity declaration has the syntax shown in below

The purpose of the entity declaration is to define the external interface signals or ports in port declaration

In addition to the keywords *entity, is, port, end*, an entity declaration has the following elements

Entity-name: A user selected identifier

Signal-names: A comma-separated list of one or more user selected identifiers to name the external interface

Mode: One of four reserved words, specifying the signal directions

in: the signal is an input to the entity

out: The signal is an output of the entity

inout: the signal can be used as input or output of the entity

buffer: the signal is an output of the entity

Signal-type: A built-in or user-defined signal type

```
entity entity-name is
  port (signal-names : mode signal-type;
        signal-names : mode signal-type;
        ...
        signal-names : mode signal-type;
end entity-name;
```

VHDL entity declaration

Program Stru

Architecture declaration:

Architecture declaration has the syntax shown in below

Architecture-name is a user-selected identifier, usually related to the entity name.

Architecture-name must be the same as one used previously in the entity declaration.

Signal declaration

Signal-names : signal type

Variable declaration

Variable-names : variable type

```
architecture architecture-name of entity-name
  type declarations
  signal declarations
  constant declarations
  function definitions
  procedure definitions
  component declarations
begin
  concurrent-statement
  ...
  concurrent-statement
end architecture-name;
```

VHDL architecture declaration

Types, Constants and Arrays

The type specifies the set or range of values that the object can take on and there is also typically set of operators (such as add, AND..)
VHDL has few predefined types such as..

bit	character	severity_level
bit_vector	integer	string
boolean	real	time

VHDL predefined types

Types, Constants and A

integer Operators

+	addition
-	subtraction
*	multiplication
/	division
mod	modulo division
rem	modulo remainder
abs	absolute value
**	exponentiation

boolean Operators

and	AND
or	OR
nand	NAND
nor	NOR
xor	Exclusive OR
xnor	Exclusive NOR
not	complementation

Predefined operator for VHDLs integer and boolean types

Types, Constants and Arrays

The most commonly used types in typical VHDL programs are *user defined types*.

enumerated type

standard user defined logic type (std_logic)

The most common of the user defined type is *enumerated type*, which are defined by listing their values.

The predefined types *boolean* and *character* are enumerated type

enumerated type and **constant** declaration has the following syntax

```
type type-name is (value-list);
```

```
subtype subtype-name is type-name start to end;
```

```
subtype subtype-name is type-name start downto end;
```

```
constant constant-name: type-name := value;
```

VHDL predefined types

Types, Constants and Ar

standard user defined logic type (std_logic):

```
type STD_ULOGIC is ( 'U',  -- Uninitialized
                    'X',  -- Forcing Unknown
                    '0',  -- Forcing 0
                    '1',  -- Forcing 1
                    'Z',  -- High Impedance
                    'W',  -- Weak Unknown
                    'L',  -- Weak 0
                    'H',  -- Weak 1
                    '-'   -- Don't care
                    );
subtype STD_LOGIC is resolved STD_ULOGIC;
```

Definition of VHDL *std_logic* type

Types, Constants and Arrays

ys

Another very important category of used defined types are *array types*. The syntax for VHDL array declaration as shown in below

```
type type-name is array (start to end) of element-type;
```

```
type type-name is array (start downto end) of element-type;
```

```
type type-name is array (range-type) of element-type;
```

```
type type-name is array (range-type range start to end) of element-type;
```

```
type type-name is array (range-type range start downto end) of element-type;
```

VHDL array declaration

In the first two versions, *start* and *end* are integers that define the possible range of the array index

In the last three versions, all or a subset of the values of an existing type (range type) are the range of the array index.

Types, Constants and Arrays

ys

Examples of array declaration

```
type monthly_count is array (1 to 12) of integer;
type byte is array (7 downto 0) of STD_LOGIC;

constant WORD_LEN: integer := 32;
type word is array (WORD_LEN-1 downto 0) of STD_LOGIC;

constant NUM_REGS: integer := 8;
type reg_file is array (1 to NUM_REGS) of word;

type statecount is array (traffic_light_state) of integer;
```

VHDL array declaration

Functions and Procedures

VHDL function accepts a number of *arguments* and returns the *results*.

VHDL procedure is similar to a function, except it does not return a result.

While a function call can be used in the place of an expression, a procedure call can be used in the place of statement.

A function may define its own local types, constants, variables and nested functions and procedures.

The keywords *begin* and *end* enclose a series of sequential statements that are executed when the function is called.

```
function function-name (  
    signal-names : signal-type  
    signal-names : signal-type  
    ...  
    signal-names : signal-type  
) return return-type is  
    type declarations  
    constant declarations  
    variable declarations  
    function definitions  
    procedure definitions  
begin  
    sequential-statement  
    ...  
    sequential-statement  
end function-name;
```

syntax for function definition

Functions and Procedures

```
on function-name (  
signal-names : signal-type;  
signal-names : signal-type;  
...  
signal-names : signal-type  
return return-type is  
declarations  
constant declarations  
variable declarations  
function definitions  
procedure definitions  
  
sequential-statement  
  
sequential-statement  
function-name;
```

```
architecture Inhibit_archf of Inhibit  
  
function ButNot (A, B: bit) return bit  
begin  
    if B = '0' then return A;  
    else return '0';  
    end if;  
end ButNot;  
  
begin  
    Z <= ButNot(X,Y);  
end Inhibit_archf;
```

Example of the function declaration of inhibit gate

Libraries and Packages

VHDL *library* is a place where the VHDL compiler stores the information about a particular design project, including intermediate files used in the analysis, simulation and synthesis of the design.

In a given VHDL design, the compiler automatically creates and use a library named *work*.

The designer can specify the name of such library using a *library clause* at the beginning of the design file.

For example IEEE library can be specified as

```
library ieee;                                (library work;)
```

A VHDL *package* is a file containing definitions of objects that can be used in other programs.

The kind of objects that can be put into a package include signal, type, constant, functions, procedure and component declarations.

Signals that are defined in a package are “**global**” signals, available to any VHDL entity that uses the package.

Libraries and Packages

design can “**use**” a package by including a *use clause* at the beginning of the de

example, to use all of the definitions in the IEEE standard 1164 package, it can
tten as

```
use ieee.std_logic_1164.all;
```

Here *ieee* is the name of the library,

within this library “*std_logic_1164*” contains the desired definitions.

The suffix *all* tells the compiler to use all of the definitions in this file

ead of “*all*” you can write the name of the particular object to use just its definition

```
Ex: use ieee.std_logic_1164.std_ulogic;
```

Libraries and Packages

```
package package-name is
  type declarations
  signal declarations
  constant declarations
  component declarations
  function declarations
  procedure declarations
end package-name;

package body package-name is
  type declarations
  constant declarations
  function definitions
  procedure definitions
end package-name;
```

All of the objects declared between “package” and first “end” statement are visible in any design that uses the package.

All of the objects declared between “package body” are local.

Syntax of a VHDL package definition

VHDL Design Elements

There are three design elements in the VHDL (Modeling styles)

Structural Design

Data Flow Design

Behavioural Design

VHDL Design Elements

Structural Design

The body of the VHDL architecture is a series of concurrent statements. In VHDL, each concurrent statement executes simultaneously with the other concurrent statements in the same architecture body.

A VHDL architecture that uses *components* is often called a **structural description or structural design**, because it defines the precise interconnection structure of signals and entities that realize the entity.

A pure structural design is equivalent to a schematic or net list for the circuit.

```
label: component-name port map(signal1, signal2, ..., signaln);
```

```
label: component-name port map(port1=>signal1, port2=>signal2, ..., portn=>signaln);
```

Syntax of VHDL component statements

VHDL Design Elements-Structural

The *port map* keywords introduce a list that associates ports of the named entity with signals in the current architecture.

The list may be written in either of **two different styles**.

The first is a **positional style**; as in conventional programming languages, the signals are associated with the **entity's ports in the same order** that they appear in the entity definition.

The second is an **explicit style**; each of the entity's ports is connected to a signal using the ">" operator and these associations may be listed in any order.


```
component component-name
port (signal-names : mode signal-type;
      signal-names : mode signal-type;
      ...
      signal-names : mode signal-type);
end component;
```

**Syntax of VHDL
component declaration**

VHDL Design Elements-Structural

Structural VHDL program for basic gates

```
library IEEE;  
use IEEE.std_logic_1164.all;  
entity andgate is  
  port (A,B: in std_logic;  
        C: out std_logic);  
end andgate;  
architecture logic_gates of andgate is  
  component AND_gate  
  port (x,y: in std_logic;  
        z:out std_logic);  
end component;  
begin  
  AND_gate port map (A,B,C);  
end logic_gates;
```




AND Gate

VHDL Design Elements-Structural

Structural VHDL program for basic gates

```
library IEEE;  
use IEEE.std_logic_1164.all;  
entity orgate is  
    port (A,B: in std_logic;  
          C: out std_logic);  
end orgate;  
architecture logic_gates of orgate is  
    component OR_gate  
    port (x,y: in std_logic;  
          z:out std_logic);  
end component;  
begin  
    OR_gate : OR_gate port map (A,B,C);  
end logic_gates;
```



OR Gate

Structural VHDL program for Half Adder

```
library IEEE;
use IEEE.std_logic_1164.all;


entity half_adder is
    port (A,B: in std_logic;
          S,C: out std_logic);
end half_adder;

architecture half_adder_arch of half_adder is
    component XOR_gate
        port (x,y: in std_logic;
              z:out std_logic);
    end component;

    component AND_gate
        port (x1,y1: in std_logic;
              z1:out std_logic);
    end component;

begin
    XOR_gate port map (A,B,S);
    AND_gate port map (A,B,C);
end half_adder_arch;
```


VHDL Design Elements-Structural



Structural VHDL program for prime number detector

$$F = \sum_{N_3, N_2, N_1, N_0} (1, 2, 3, 5, 7, 11, 13)$$

$$F = N_3' \cdot N_0 + N_3' \cdot N_2' \cdot N_1 + N_2' \cdot N_1 \cdot N_0 + N_2 \cdot N_1' \cdot N_0$$



```

IEEE.std_logic_1164.all;
library unisim;
use unisim.vcomponents.all;

entity prime is
    port ( N: in STD_LOGIC_VECTOR (3 downto 0);
           F: out STD_LOGIC );
end prime;

architecture prime1_arch of prime is
    signal N3_L, N2_L, N1_L: STD_LOGIC;
    signal N3L_N0, N3L_N2L_N1, N2L_N1_N0, N2_N1L_N0: STD_LOGIC;
    component INV port (I: in STD_LOGIC; O: out STD_LOGIC); end component;
    component AND2 port (I0,I1: in STD_LOGIC; O: out STD_LOGIC); end component;
    component AND3 port (I0,I1,I2: in STD_LOGIC; O: out STD_LOGIC); end component;
    component OR4 port (I0,I1,I2,I3: in STD_LOGIC; O: out STD_LOGIC); end component;

    INV port map (N(3), N3_L);
    INV port map (N(2), N2_L);
    INV port map (N(1), N1_L);
    AND2 port map (N3_L, N(0), N3L_N0);
    AND3 port map (N3_L, N2_L, N(1), N3L_N2L_N1);
    AND3 port map (N2_L, N(1), N(0), N2L_N1_N0);
    AND3 port map (N(2), N1_L, N(0), N2_N1L_N0);
    OR4 port map (N3L_N0, N3L_N2L_N1, N2L_N1_N0, N2_N1L_N0, F);
end prime1_arch;

```

generate:

In some applications, it is necessary to create **multiple copies** of a particular structure within an architecture

VHDL includes a *generate statement* that allows you to create repetitive structures using a kind of “*for loop*,” without having to write all of the component instantiations individually.

```
label: for identifier in range generate  
    concurrent-statement  
end generate;
```

Syntax of VHDL for-generate loop

rate:

```
library IEEE;
use IEEE.std_logic_1164.all;

entity inv8 is
  port ( X: in STD_LOGIC_VECTOR (1 to 8);
         Y: out STD_LOGIC_VECTOR (1 to 8) );
end inv8;

architecture inv8_arch of inv8 is
  component INV port (I: in STD_LOGIC; O: out STD_LOGIC); end component;
begin
  : for b in 1 to 8 generate
    U1: INV port map (X(b), Y(b));
  end generate;
end inv8_arch;
```

VHDL entity and architecture for 8-bit inverter

```

entity entity-name is
  generic (constant-names : constant-type;
          constant-names : constant-type;
          ...
          constant-names : constant-type);
  port (signal-names : mode signal-type;
        signal-names : mode signal-type;
        ...
        signal-names : mode signal-type);
end entity-name;

```

Syntax of VHDL generic declaration within an entity declaration

eric:

VHDL Design Elements-Structural

```
library IEEE;
use IEEE.std_logic_1164.all;

entity businv is
  generic (WIDTH: positive);
  port ( X: in STD_LOGIC_VECTOR (WIDTH-1 downto 0);
        Y: out STD_LOGIC_VECTOR (WIDTH-1 downto 0) );
end businv;

architecture businv_arch of businv is
  component INV port (I: in STD_LOGIC; O: out STD_LOGIC); end component;
begin
  g1: for b in WIDTH-1 downto 0 generate
    U1: INV port map (X(b), Y(b));
  end generate;
end businv_arch;
```

Dataflow Design

The body of the VHDL architecture is a series of concurrent statements. In dataflow design, these concurrent statements allow to describe the circuit in terms of operations on signals and flow of signals in the circuit.

When such concurrent statements are used in a VHDL program, the style is called a “**dataflow design**”.

The concurrent signal assignment statements are used in this style.

```
signal-name <= expression;
```

```
signal-name <= expression when boolean-expression else  
              expression when boolean-expression else  
              ...  
              expression when boolean-expression else  
              expression;
```

Syntax of VHDL concurrent signal assignment statements

Dataflow Design

The another syntax of signal assignment using **selected signal** assignment statement.

```
with expression select  
signal-name <= signal-value when choices,  
                signal-value when choices,  
                ...  
                signal-value when choices;
```

Syntax of VHDL selected signal assignment statements

Dataflow VHDL program for basic gates

AND GATE

```
library IEEE;
use IEEE.std_logic_1164.all;
entity andgate is
    Port (A,B: in std_logic;
          C: out std_logic);
end andgate;
architecture and_dataflow of andgate is
    AND B;
    and_dataflow;
```

VHDL Design Elements-Dataflow

OR GATE

```
library IEEE;
use IEEE.std_logic_1164.all;
entity orgate is
    Port (A,B: in std_logic;
          C: out std_logic);
end orgate;
architecture or_dataflow of orgate is
    begin
    C<= A OR B;
    end or_dataflow;
```

Flow VHDL program for Half Adder

```
library IEEE;
```

```
use IEEE.std_logic_1164.all;
```

```
entity half_adder is
```

```
    port (A,B: in std_logic;
```

```
          S,C: out std_logic);
```

```
end half_adder;
```


```
architecture half_adder_arch of half_adder is
```

```
in
```

```
    S = A XOR B;
```

```
    C = A AND B;
```

```
end half_adder_arch;
```




$$S = A \oplus B$$

$$C = AB$$

VHDL program for prime number detector

$$F = \sum_{N_3, N_2, N_1, N_0} (1, 2, 3, 5, 7, 11, 13)$$

$$F = N_3' \cdot N_0 + N_3' \cdot N_2' \cdot N_1 + N_2' \cdot N_1 \cdot N_0 + N_2 \cdot N_1' \cdot N_0$$



low VHDL program for prime number detector

```
library IEEE;
use IEEE.std_logic_1164.all;
library unisim;
use unisim.vcomponents.all;

entity prime is
    port ( N: in STD_LOGIC_VECTOR (3 downto 0);
          F: out STD_LOGIC );
end prime;

architecture prime2_arch of prime is
    signal N3L_N0, N3L_N2L_N1, N2L_N1_N0, N2_N1L_N0: STD_LOGIC;
begin
    N3L_N0      <= not N(3)                                and N(0);
    N3L_N2L_N1 <= not N(3) and not N(2) and      N(1)      ;
    N2L_N1_N0  <=                                not N(2) and      N(1) and N(0);
    N2_N1L_N0  <=                                N(2) and not N(1) and N(0);
    F <= N3L_N0 or N3L_N2L_N1 or N2L_N1_N0 or N2_N1L_N0;
end prime2_arch;
```

$$F = \sum_{N_3, N_2, N_1, N_0} (1, 2, 3, 5, 7, 11)$$

$$F = N_3' \cdot N_0 + N_3' \cdot N_2' \cdot N_1 + N_2' \cdot N_1 \cdot N_0$$

Behavioral Model

VHDL's key behavioral element is the “**process**.”

A *process* is a collection of “**sequential**” statements that executes in parallel with other current statements and other processes.

A VHDL *process statement* can be used anywhere that a concurrent statement can be used. A process statement is introduced by the keyword *process*.

```
process (signal-name, signal-name, ..., signal-name)
```

```
type declarations
```

```
variable declarations
```

```
constant declarations
```

```
function definitions
```

```
procedure definitions
```

```
in
```

```
sequential-statement
```

```
..
```

```
sequential-statement
```

```
process;
```

Syntax of a VHDL process statement

boolean-expression then sequential-statements
if;

boolean-expression then sequential-statements
else sequential-statements
if;

boolean-expression then sequential-statements
if *boolean-expression* then *sequential-statements*
if *boolean-expression* then *sequential-statements*
if;

boolean-expression then sequential-statements
if *boolean-expression* then *sequential-statements*
if *boolean-expression* then *sequential-statements*
else sequential-statements
if;

**Syntax of a VHDL if
statement**

of a VHDL case statement

```
expression is  
n choices => sequential-statements  
  
n choices => sequential-statements  
case;
```

```
identifier in range loop  
sequential-statement  
  
sequential-statement  
loop;
```

of a VHDL for loop statement

Syntax of a VHDL loop statement

```
loop  
  sequential-statement  
  ...  
  sequential-statement  
end loop;
```

```
while boolean-expression  
  sequential-statement  
  ...  
  sequential-statement  
end loop;
```

Syntax of a VHDL while loop statement

Behavioral VHDL program for basic gates

AND GATE

```
IEEE;
IEEE.std_logic_1164.all;
entity andgate is
  Port (A,B: in std_logic;
        C: out std_logic);
end andgate;
architecture and_behv of andgate is
  (A, B)
  AND B='1' then
  '1';
  '0';
end process;
and_behv;
```

AND GATE (Using ca

```
library IEEE;
use IEEE.std_logic_1164.all;
entity andgate is
  Port (A,B: in std_logic;
        X: in std_logic_vector (1 downto 0);
        C: out std_logic);
end andgate;
architecture and_behv of andgate is
  begin
  process (A, B, X)
  begin
  case X is
  when '00' => C<= '0';
  when '01' => C<= '0';
  when '10' => C<= '0';
  when others => C<= '1';
  end case;
  end process;
end and_behv;
```

Behavioral VHDL program for 4x1 Multiplexer

```
use IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Mux_4x1 is
    port ( a,b,c,d: in STD_LOGIC;
          sel : in STD_LOGIC_VECTOR (1 downto 0);
          out1 : out STD_LOGIC);
end Mux_4x1;

architecture Behavioral_4x1 of Mux_4x1 is

    process(a, b, c, d, sel)
    begin
        case sel is
            when "00" =>
                out1 <= a;
            when "01" =>
                out1 <= b;
            when "10" =>
                out1 <= c;
            when others =>
                out1 <= d;
        end case;
    end process;

end Behavioral_4x1;
```

The Time Dimension

DL allows you to specify a **time delay** using the two different keyword

1. *after*
2. *wait*

any signal assignment statement, including sequential, concurrent, conditional, and selected assignments.

example

```
Z <= '1' after 4ns when X='1' and Y='0' else '0' after 3ns;
```

where the output 'Z' that has 4 ns of delay on a 0-to-1 output transition, and only 3 ns of delay on a 1-to-0 transition.

wait statement can be used to **suspend a process for a specified time period**

wait statement can be three different forms:

wait on sensitivity list; ----- *wait on* clock, reset;

wait for time-expression; ----- *wait for* 10ns;

wait until Boolean expression; ----- *wait until* A=B;

wait ----- *This statements suspends the process indefinitely*

SIMULATION

VHDL simulator can be used to observe the operation of the circuit after correcting syntax and semantics of VHDL program.

The following steps are carried out when the VHDL simulator is applied for a VHDL program.

Initialization:

- ✓ The simulator operation is started at **simulation time of zero**
- ✓ At this stage all signals are initialized to a default value.
- ✓ All the processes in the program are scheduled for execution

Simulation cycle:

- ✓ The simulator can not simulate all of the processes and concurrent statements simultaneously.
- ✓ It can be pretend it using time-based “event list” and “signal sensitivity matrix”
- ✓ According to the scheduling of the processes for execution, one of the process is selected

Event List:

- ✓ During the process execution new values of the signals are assigned, but these new values are not directly assigned.
- ✓ They are placed on a list called “event list”.
- ✓ In the event list, at what time these new values to be assigned to the signals is also scheduled.
- ✓ Ex: after 10ns; wait for 20ns;

SIMULATION

Delta delay:

- ✓ When any signal is not placed on the event list, it is supposed to occur immediately but practically it will not happen.
- ✓ It is actually scheduled to occur at the current simulation time plus infinitesimally short time.
- ✓ This infinitesimally short time is called as delta time

Next simulation cycle:

- ✓ After completion of a first simulation cycle, the event list is scanned.
- ✓ According to scheduling, when change occurs in the signal value, the process execution is started. This is the beginning of next simulation cycle.

Completion of the simulation:

- ✓ The above step is repeated until the event list is empty.
- ✓ When all the simulation cycles are executed by scanning the event list, assigning new signal values according to the scheduling and execution of processes according to the scheduling.
- ✓ It can say that the simulation is complete.

SYNTHESIS

The synthesis process converts the VHDL code into a set of primitives or components that can be assembled in a required technology.

The quality of the synthesised circuits greatly depends on the VHDL code written for them.

For example

- ✓ When conditional statements are used in the process, sometimes for some combination an output can not be obtained.
- ✓ Generally the loops in the process are unwound. This creates multiple copies of combinational logic to execute statements in the loop.
- ✓ The synthesis of serial control structures (e.g.if-elsif-elsif-else) can result in a corresponding serial chain of logic gates to test the conditions.

In this case, a **case** or **select statement** is to be used to if conditions are mutually exclusive.

For some synthesis tools, the “coding style” is also an important factor to obtain good results.

TEST BENCHES

A **test bench** specifies a sequence of inputs to be applied by the simulator to an object-based design, such as a VHDL entity.

The entity being tested is often called the *unit under test (UUT)*

- ✓ Like all VHDL programs, there is an entity declaration, but notice that it has no inputs and outputs.
- ✓ The inputs to the UUT are created within the test bench and outputs are observed by the simulator.
- ✓ The architecture definition makes a component declaration for the UUT, the UUT is instantiated using local signals for its inputs and outputs.
- ✓ A process with no sensitivity list starts at simulation time '0'. Applies new signal combinations to the UUT at specified times.

UNIT-III

COMBINATIONAL LOGIC DESIGN PRACTICES

ption of basic structures like Decoders, Encoders, Comparators, Multiplexers (74 –series MSI); De
ex Combinational circuits using the basic structures; Designing Using combinational PLDs like
PROMs CMOS PLDs; Adders & sub tractors, ALUs, Combinational multipliers; VHDL models
standard building block ICs.

Decoders

decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes are different.

The input code generally has fewer bits than the output code, and there is a one-to-one mapping from input code words into output code words.

The enable inputs, if present, must be asserted for the decoder to perform its normal mapping function.

The most commonly used input code is an n -bit binary code, where an n -bit word represents one of 2^n different coded values.



The most commonly used output code is a **1-out-of- m code**, which consists of m bits, where one bit is asserted at any time.

For example, a 1-out-of-4 code with **active-high outputs**,


the code words are **0001, 0010, 0100, and 1000**.

With **active-low outputs**, the code words are **1110, 1101, 1011, and 1000**.

Decoder Circuit Structure and its truth table



(a)



(b)

Inputs			Outputs		
EN	I_1	I_0	Y_3	Y_2	Y_1
0	x	x	0	0	0
1	0	0	0	0	0
1	0	1	0	0	1
1	1	0	0	1	0
1	1	1	1	0	0

- ❖ The most common decoder circuit is a **2-to- 2^n decoder or binary decoder**.
- ❖ Such a decoder has an **n -bit binary code** and a **1-out-of- 2^n output code**.
- ❖ A binary decoder is used when you activate exactly one of 2^n outputs based on an n -bit input value.

VHDL Program

```
library IEEE;  
use IEEE.std_logic_1164.all;  
  
entity V2to4dec is  
    port (I0, I1, EN: in STD_LOGIC;  
          Y0, Y1, Y2, Y3: out STD_LOGIC );  
end V2to4dec;
```

```
architecture V2to4dec_s of V2to4dec is
```

```
    signal NOTI0, NOTI1: STD_LOGIC;
```

```
    component inv port (I: in STD_LOGIC; O: out STD_LOGIC ); end component;
```

```
    component and3 port (I0, I1, I2: in STD_LOGIC; O: out STD_LOGIC ); end component;
```

```
    inv port map (I0,NOTI0);
```

```
    inv port map (I1,NOTI1);
```


```
    and3 port map (NOTI0,NOTI1,EN,Y0);
```

```
    and3 port map ( I0,NOTI1,EN,Y1);
```


```
    and3 port map (NOTI0, I1,EN,Y2);
```

```
    and3 port map ( I0, I1,EN,Y3);
```

```
end V2to4dec_s;
```




(a)



(b)

The 3-to-8 Decoder



3x8 decoder logic diagram


The 74x139 Dual 2-to-4 Decoder

Two independent and identical **2-to-4 decoders** are contained in a single MSI *74x139*.

From the figure it is noticeable that the outputs and the enable input of the '139 are **active-low**.

Most MSI decoders were originally designed with active-low outputs,


since TTL inverting gates are generally faster than non-inverting ones.



74x139 decoder logic symbol

The 74x139 Dual 2-to-4 Decoder


1/2 74x139



Logic symbol for one decoder

Inputs		Outputs			
B	A	Y3_L	Y2_L	Y1_L	Y0_L
x	<u>x</u>	1	1	1	1
0	0	1	1	1	0
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	1	1	1


Truth table




Logic diagram for 74x139 decoder

The 74x138 3-to-8 Decoder

The 74x138 is a commercially available MSI 3-to-8 decoder. Like the 74x139, the 74x138 has active-low outputs, and it has active-low enable inputs ($\overline{G2A}$, $\overline{G2B}$), all of which must be asserted for the selected output to be asserted.



Symbol of 74x138 decoder



Logic diagram of 74x138

new model

The 74x138 3-to-8 Decoder-VHDL Program

```
library IEEE;
use IEEE.std_logic_1164.all;

entity V74x138 is
    port (G1, G2A_L, G2B_L: in STD_LOGIC;
          A: in STD_LOGIC_VECTOR (2 downto 0);
          Y_L: out STD_LOGIC_VECTOR (0 to 7) );
end V74x138;

architecture V74x138_a of V74x138 is
    signal Y_L_i: STD_LOGIC_VECTOR (0 to 7);


    A select Y_L_i <=
        "1111111" when "000",
        "0111111" when "001",
        "1011111" when "010",
        "1101111" when "011",
        "1110111" when "100",
        "1111011" when "101",
        "1111101" when "110",
        "1111110" when "111",
        "1111111" when others;

    Y_L <= Y_L_i when (G1 and not G2A_L and not G2B_L)='1' else "11111111";
end V74x138_a;
```

Behavioral model

```
Process(G1,G2A_L,G2B_L,A)
Begin
    case A is
        when "000" => Y_L_i <= "0111111";
        when "001" => Y_L_i <= "1011111";
        when "010" => Y_L_i <= "1101111";
        when "011" => Y_L_i <= "1110111";
        when "100" => Y_L_i <= "1111011";
        when "101" => Y_L_i <= "1111101";
        when "110" => Y_L_i <= "1111110";
        when "111" => Y_L_i <= "1111111";
        when others => Y_L_i <= "1111111";
    end case;
    if (G1 and not G2A_L and not G2B_L)='1'
        Y_L <= Y_L_i;
    else
        Y <= "11111111";
    end if;
end process;
```


Design of a 4-to-16 decoder using 74x138s



Realization of multiple output function using decoder


Active High Outputs
SOP Function Implementation

$$\sum M(1, 2, 3, 7)$$



Active High Outputs
POS Function Implementation


$$f = \pi M(1, 3, 5, 7)$$




Realization of multiple output function using decoder

Active Low Outputs
Function Implementation

$F = \pi M(1, 3, 5, 7)$




Active Low Outputs
SOP Function Implementation



Encoders

If the device's output code has fewer bits than the input code, the device is usually called an encoder.

Probably the simplest encoder to build is a **2^n -to- n** or binary encoder.



Logic Symbol


8X3 Encoder (octal to binary encoder)

Inputs								Outputs		
I7	I6	I5	I4	I3	I2	I1	I0	Y2	Y1	Y0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

8X3 Encoder truth table

Encoders-8X3 Encoder

$$\begin{aligned} 0 &= 11 + 13 + 15 + 17 \\ 1 &= 12 + 13 + 16 + 17 \\ 2 &= 14 + 15 + 16 + 17 \end{aligned}$$



Logic diagram

Priority Encoders

A priority encoder is an encoder circuit that includes the priority function.

In this encoder, if two or more inputs are equal to '1' at the same time, the input having the highest priority will take precedence.

Priority Encoder

As the priority is increasing from **D0** to **D3**, i.e. **D3** is the highest priority.

The output **V** (a valid output indicator) indicates one or more of the inputs are equal to 1.

If all the inputs are zero, **V** is equal to zero, and other two outputs of the encoder are not defined.

Inputs				Outputs	
D ₀	D ₁	D ₂	D ₃	Y ₁	Y ₀
0	0	0	0	X	X
1	0	0	0	0	0
X	1	0	0	0	1
X	X	1	0	1	0
X	X	X	1	1	1


4x2 priority encoder truth table

For Y_1




$$Y_1 = D_2 + D_3$$

For Y_0




$$Y_0 = D_3 + D_1 \bar{D}_2$$

For V



$$V = D_0 + D_1 + D_2 + D_3$$



Logic diagram

The 74x148 Priority Encoders

The 74x148 encoder accepts data from **eight active low inputs** and provides a binary representation on **the three active low outputs**.


Input **10** has the **least priority** and input **17** has the **highest priority**.

Pin 5 is the active low enable input.

Pin 16 is a group signal, it is asserted when the device is enabled and one or more of the inputs to the encoder are active.

Pin 12 is the enable output. It is an active low signal, can be used to

cascade several priority encoder devices



8x3 priority encoder symbol

The 74x148 Priority Encoder

<i>Inputs</i>								<i>Outputs</i>				
<i>I</i>	<i>I</i> ₇	<i>I</i> ₆	<i>I</i> ₅	<i>I</i> ₄	<i>I</i> ₃	<i>I</i> ₂	<i>I</i> ₁	<i>A</i> ₂	<i>A</i> ₁	<i>A</i> ₀	<i>GS</i>	<i>EO</i>
0	x	x	x	x	x	x	x	1	1	1	1	1
1	x	x	x	x	x	x	0	0	0	0	0	1
2	x	x	x	x	x	0	1	0	0	1	0	1
3	x	x	x	x	0	1	1	0	1	0	0	1
4	x	x	x	0	1	1	1	0	1	1	0	1
5	x	x	0	1	1	1	1	1	0	0	0	1
6	x	0	1	1	1	1	1	1	0	1	0	1
7	0	1	1	1	1	1	1	1	1	0	0	1
8	1	1	1	1	1	1	1	1	1	1	0	1
9	1	1	1	1	1	1	1	1	1	1	1	0

8x3 priority truth table

MULTIPLEXERS


multiplexer is a digital switch—it connects data from one of n sources to its output.

The basic multiplexer has several data input lines and a single output line.


The selection of a particular input line is controlled by a set of selection lines.

Generally, there are 2^n input lines and n selection lines whose bit combinations determine which input is selected.

A multiplexer is **many into one**




4x1 MULTIPLEXERS



S_1	S_0	Y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

Truth table




74x151 MULTIPLEXERS

The 74x151 is the **8x1 multiplexer**

provides **two outputs**, one output is **active low** and another output is **active high**.

has the **three selection lines (A,B,C)** which select one of the eight inputs.

provided the **active low enable input**




symbol

Inputs				Outputs	
EN_L	C	B	A	Y	Y_L
1	x	x	x	0	1
0	0	0	0	D0	D0'
0	0	0	1	D1	D1'
0	0	1	0	D2	D2'
0	0	1	1	D3	D3'
0	1	0	0	D4	D4'
0	1	0	1	D5	D5'
0	1	1	0	D6	D6'
0	1	1	1	D7	D7'

Truth

74x151 MULTIPLE




Logic diag

74x157 MULTIPLEXERS (Quad Two input Multiplexer)

The IC 74x157 is the **Quad two input multiplexer** which selects four bits of data from two sources under the control of a common select input.

provided the **active High enable input**, When enable is zero, all of the outputs are forced to low regardless of all other input conditions.




symbol

<i>Inputs</i>		<i>Outputs</i>			
G_L	S	1Y	2Y	3Y	4Y
1	x	0	0	0	0
0	0	1A	2A	3A	4A
0	1	1B	2B	3B	4B

Truth table


74x157 MULTIPLEX



Logic diag

74x153 MULTIPLEXERS (Dual 4x1 Multiplexer)

The IC 74x153 is the **dual 4x1 multiplexer**.



symbol


Inputs				Output
1G_L	2G_L	B	A	1Y
0	0	0	0	1C0
0	0	0	1	1C1
0	0	1	0	1C2
0	0	1	1	1C3
0	1	0	0	1C0
0	1	0	1	1C1
0	1	1	0	1C2
0	1	1	1	1C3
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	x	x	0

Truth table

Implementation of combinational logic using MUXs

Implement the following Boolean function using 8x1 multiplexer

$$F(A, B, C) = \sum m(1, 3, 5, 6)$$



Implementation of combinational logic using MUXs

Implement the following Boolean function using 4x1 multiplexer


$$F(A, B, C) = \sum m(1, 3, 5, 6)$$

Minterm	A	B	C	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

(a) Truth table

	D ₀	D ₁	D ₂	D ₃	
\bar{A}	0	①	2	③	row 1
A	4	⑤	⑥	7	row 2
	0	1	A	\bar{A}	

Implementation table



Multiplexer Implementation


Implementation of combinational logic using MUXs

Implement the following Boolean function using 8x1 multiplexer

$$F(A, B, C, D) = \sum m(0, 1, 3, 4, 8, 9, 15)$$

	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
	1	2	3	4	5	6	7
	9	10	11	12	13	14	15
	1	0	\bar{A}	\bar{A}	0	0	A

Implementation table



Multiplexer Implementation


Implementation of combinational logic using MUXs

Implement the following Boolean function using 4x1 multiplexer

$$F(A, B, C, D) = \sum m(0, 1, 2, 4, 6, 9, 12, 14)$$

D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
①	②	3	④	5	⑥	7
⑨	10	11	⑫	13	⑭	15
1	\bar{A}	0	1	0	1	0

Implementation table



Multiplexer Implementation

COMPARATORS

A comparator is a special combinational circuit designed primarily to compare the relative magnitude of two binary numbers.


There are two main types of **Digital Comparator** available and these are

Identity Comparator – It identifies the equality

when $A = B$, either $A = B = 1$ (HIGH) or $A = B = 0$ (LOW)

Magnitude Comparator – a Magnitude Comparator is a digital comparator which has three output terminals.

one each for **equality, $A = B$**
greater than, $A > B$ and
less than, $A < B$



Block diagram of n bit comparator

2 BIT COMPARATORS




Diagram of 2 bit comparator

Inputs				Outputs	
A_1	A_0	B_1	B_0	$A > B$	$A = B$
0	0	0	0	0	1
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	0
0	1	0	0	1	0
0	1	0	1	0	1
0	1	1	0	0	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	0	1	1	0
1	0	1	0	0	1
1	0	1	1	0	0
1	1	0	0	1	0
1	1	0	1	1	0
1	1	1	0	1	0
1	1	1	1	0	1

Truth table for 2 bit comparator

2 BIT COMPARATORS

$$A > B: G = A_0 \overline{B_1} \overline{B_0} + A_1 \overline{B_1} + A_1 A_0 \overline{B_0}$$


$$= \overline{A_1} \overline{A_0} \overline{B_1} \overline{B_0} + \overline{A_1} A_0 \overline{B_1} B_0 + A_1 A_0 B_1 B_0 + A_1 \overline{A_0} B_1 \overline{B_0}$$

$$= \overline{A_1} \overline{B_1} (\overline{A_0} \overline{B_0} + A_0 B_0) + A_1 B_1 (A_0 B_0 + \overline{A_0} \overline{B_0})$$

$$= (A_0 B_0 + \overline{A_0} \overline{B_0}) (A_1 B_1 + \overline{A_1} \overline{B_1})$$

$$= (A_0 \text{ Ex-NOR } B_0) (A_1 \text{ Ex-NOR } B_1)$$

$$A < B: L = \overline{A_1} B_1 + \overline{A_0} B_1 B_0 + \overline{A_1} \overline{A_0} B_0$$




4 BIT COMPARATORS


$$\overline{(A_1 \odot B_1)}(A_2 \odot B_2) + (A_1 \odot B_1)(A_2 \odot B_2)A_3\overline{B_3} + (A_1 \odot B_1)(A_2 \odot B_2)(A_3 \odot B_3)A_4\overline{B_4} \dots (i)$$

$$(A_1 \odot B_1)(\overline{A_2}B_2) + (A_1 \odot B_1)(A_2 \odot B_2)A_3B_3 + (A_1 \odot B_1)(A_2 \odot B_2)(A_3 \odot B_3)\overline{A_4}B_4 \dots (ii)$$

$$\overline{(A_1 \odot B_1)}(A_2 \odot B_2)(A_3 \odot B_3)(A_4 \odot B_4) \dots (iii)$$



The IC 7485 (4 BIT COMPARATOR)




Comparing inputs								Cascading inputs			Output	
A_3	B_3	A_2	B_2	A_1	B_1	A_0	B_0	$A > B$	$A < B$	$A = B$	$A > B$	$A < B$
$A_3 > B_3$		x		x		x		x	x	x	1	0
$A_3 < B_3$		x		x		x		x	x	x	0	1
$A_3 = B_3$	$A_2 > B_2$			x		x		x	x	x	1	0
$A_3 = B_3$	$A_2 < B_2$			x		x		x	x	x	0	1
$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$				x		x	x	x	1	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$				x		x	x	x	0	1
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$					x	x	x	1	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$					x	x	x	0	1
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$					1	0	0	1	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$					0	1	0	0	1
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$					0	0	1	0	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$					x	x	1	0	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$					1	1	0	0	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$					0	0	0	1	1

Symbol

Truth Table

The IC 7485 (4 BIT COMPARATOR)

Construction of 8 bit comparator using two 7485



8 bit comparator using two 7485

8 BIT COMPARATORS

behavioral model for
comparator

```
library IEEE;
use IEEE.std_logic_1164.all;

entity vcompare is
  port (
    A, B: in STD_LOGIC_VECTOR (7 downto 0);
    EQ, NE, GT, GE, LT, LE: out STD_LOGIC
  );
end vcompare;

architecture vcompare_arch of vcompare is
begin
  process (A, B)
  begin
    EQ <= '0'; NE <= '0'; GT <= '0'; GE <= '0'; LT <= '0'; LE <= '0';
    if A = B then EQ <= '1'; end if;
    if A /= B then NE <= '1'; end if;
    if A > B then GT <= '1'; end if;
    if A >= B then GE <= '1'; end if;
    if A < B then LT <= '1'; end if;
    if A <= B then LE <= '1'; end if;
  end process;
end vcompare_arch
```

ADDERS & SUBTRACTORS

ADDERS

Half Adder

Full Adder

n-Bit Parallel Adder or Ripple Adder

Carry Lookahead Adders

SUBTRACTORS

Half Subtractor

Full Subtractor



n-bit subtractor

ADDERS

HALF ADDER

Inputs		Outputs	
A	B	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Truth Table




Logic Diagram

ADDERS

ADDER

Inputs			Outputs	
	B	C _{in}	Carry	Sum
	0	0	0	0
	0	1	0	1
	1	0	0	1
	1	1	1	0
	0	0	0	1
	0	1	1	0
	1	0	1	0
	1	1	1	1

th Table



$$\begin{aligned}
 \text{Sum} &= \bar{A} \bar{B} C_{in} + \bar{A} B \bar{C}_{in} + A \bar{B} \bar{C}_{in} + A B C_{in} \\
 &= C_{in} (\bar{A} \bar{B} + AB) + \bar{C}_{in} (\bar{A} B + A \bar{B}) \\
 &= C_{in} (A \odot B) + \bar{C}_{in} (A \oplus B) = C_{in} (\overline{A \oplus B}) + \bar{C}_{in} (A \oplus B) \\
 &= C_{in} \oplus (A \oplus B)
 \end{aligned}$$

Logic Diagram

ADDERS

ADDER

For Carry (C_{out})

	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$C_{out} = AB + A C_{in} + B C_{in}$$


For Sum

A \ BC_{in}	00	01	11	10
0	0	1	0	1
1	1	0	1	0



$$Sum = \bar{A} \bar{B} C_{in} + \bar{A} B \bar{C}_{in} + A \bar{B} \bar{C}_{in} + A B C_{in}$$

$$\begin{aligned} Sum &= \bar{A} \bar{B} C_{in} + \bar{A} B \bar{C}_{in} + A \bar{B} \bar{C}_{in} + A B C_{in} \\ &= C_{in} (\bar{A} \bar{B} + AB) + \bar{C}_{in} (\bar{A} B + A \bar{B}) \\ &= C_{in} (A \odot B) + \bar{C}_{in} (A \oplus B) = C_{in} (\overline{A \oplus B}) + \\ &= C_{in} \oplus (A \oplus B) \end{aligned}$$

First Half-Adder



Second Half-Adder




Logic diagram

ADDERS

Parallel ADDER

The ripple carry adder is constructed by cascading full adders (FA) blocks in series. One full adder is responsible for the addition of two binary digits at any stage of the ripple carry. One of the most serious drawbacks of this adder is that the delay increases linearly with the bit length.



Block diagram of n-bit parallel adder

ADDERS

Parallel ADDER

A 4 bit ripple carry adder is constructed by cascading four full adders (FA) blocks in series.





Diagram of 4-bit parallel adder



4-bit parallel adder

Structural Program for 4-Bit Parallel ADDER

```

LIBRARY IEEE ;
IEEE.std_logic_1164.all;
ENTITY adder4 IS
  PORT
    (CIN
      A3, A2, A1, A0
      B3, B2, B1, B0
      S3, S2, S1, S0
      Cout
      : IN STD_LOGIC;
      : IN STD_LOGIC;
      : IN STD_LOGIC;
      : OUT STD_LOGIC;
      : OUT STD_LOGIC);
  adder4;
  ARCHITECTURE Structure OF adder4 IS
    SIGNAL c1, c2, c3 : STD_LOGIC;
    COMPONENT fulladd
      PORT (
        CIN, A, B
        S, cOUT
        : IN STD_LOGIC;
        : OUT STD_LOGIC);
    END COMPONENT;
    e0 : fulladd PORT MAP (CIN, A0, B0, S0, C1);
    e1 : fulladd PORT MAP (C1, A1, B1, S1, C2);
    e2 : fulladd PORT MAP (C2, A2, B2, S2, C3);
    e3 : fulladd PORT MAP
      (CIN=>C3, A=>A3, B=>B3, S=>S3, COUT=> COUT);
  Structure;

```

ADDERS


Carry Lookahead Adder

Compared to the ripple-carry adder, its limiting factor is the time it takes to propagate the carry. The carry look-ahead adder solves this problem by calculating the carry signals in advance based on the input signals. The result is a reduced carry propagation time.

The Carry-Lookahead adder is a fast parallel adder as it reduces the propagation delay. Consider the circuit of the full adder, Here we define two functions **Carry generate (G_i)** and **Carry propagate (P_i)**

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$



$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$

ADDERS

is called a carry generate and it produces on carry when both inputs A_i and B_i are 1, regardless of the input carry.

is called a carry propagate because it is term associated with the propagation of the carry from C_i to C_{i+1} .

The Boolean expression for the carry output of the each stage can be written as

$$C_2 = G_1 + P_1 C_1$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 (G_1 + P_1 C_1)$$

$$= G_2 + P_2 G_1 + P_2 P_1 C_1$$

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 C_1)$$


$$= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_1$$

$$C_{i+1} = G_i + P_i C_i$$


$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

$$S_i = P_i \oplus C_i$$




Logic diagram lookahead carry generator



4 bit parallel adder with lookahead carry generator

IC 74LS283 Binary Parallel Adder



Symbol for the 4 bit adder

- ❖ The IC 74x283 contains four inter connected adders and carry look ahead circuit for high operation.
- ❖ The inputs to the IC are A0A1A2A3 and B0B1B2B3, the outputs are S0S1S2S3 and C4 output carry


SUBTRACTORS

1-BIT SUBTRACTOR

Inputs		Outputs	
A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


Truth Table

For Difference




$$\begin{aligned} \text{Difference} &= A\bar{B} + \bar{A}B \\ &= A \oplus B \end{aligned}$$

For Borrow



Borrow

K-Map Simplification



Logic Diagram

SUBTRACTORS

SUBTRACTOR

Inputs			Outputs	
A	B	B _{in}	D	B _{out}
0	0	0	0	0
0	1	1	1	1
1	0	0	1	1
1	1	1	0	1
0	0	0	1	0
0	1	1	0	0
1	0	0	0	0
1	1	1	1	1

Truth Table

Logic Diagram

For D

A \ B B _{in}	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$D = \bar{A}\bar{B}B_{in} + \bar{A}B\bar{B}_{in} + A\bar{B}\bar{B}_{in} + AB B_{in}$$



For B_{out}

A \ B B _{in}	00	01	11	10
0	0	1	1	1
1	0	0	1	0

$$B_{out} = \bar{A}B_{in} + \bar{A}B + B B_{in}$$

SUBTRACTORS


SUBTRACTOR




Logic di

First Half-Subtractor

Second Half-Subtractor



SUBTRACTORS




Designing subtractors using adders: (a) full adder; (b) full subtractor; (c) interpreting the device in (a) as a full subtractor; (d) ripple subtractor.

SUBTRACTORS

Parallel Subtractor

The ripple carry adder is constructed by cascading full adders (FA) blocks in series. One full adder is responsible for the addition of two binary digits at any stage of the ripple carry. One of the most serious drawbacks of this adder is that the delay increases linearly with the bit length.



Block diagram of n-bit parallel subtractor

4 bit Adder and Subtractor

The Mode input M controls the operation of the circuit

When $M=0$, The circuit is an **Adder**

When $M=1$, The circuit is an **Subtractor**




Fig. 1


4 bit adder and subtractor

Arithmetic Logic Unit (ALU)

performs the arithmetic and logical operations.

Basically a multifunction combinational logic circuit.

74x181 is a 4 bit ALU




Pin names	Description
$A_0 - A_3$	Operand Inputs
$B_0 - B_3$	Operand Inputs
$S_0 - S_3$	Function Select Inputs
M	Mode Control Input
C_{IN}	Carry Input
$F_0 - F_3$	Function Outputs
A = B	Comparator Output
G	Carry Generate Output
P	Carry Propagate Output
COUT	Carry Output

<i>Inputs</i>				<i>Function</i>	
S3	S2	S1	S0	<i>M = 0 (arithmetic)</i>	<i>M = 1 (logic)</i>
0	0	0	0	F = A minus 1 plus CIN	F = A'
0	0	0	1	F = A · B minus 1 plus CIN	F = A' + B'
0	0	1	0	F = A · B' minus 1 plus CIN	F = A' + B
0	0	1	1	F = 1111 plus CIN	F = 1111
0	1	0	0	F = A plus (A + B') plus CIN	F = A' · B'
0	1	0	1	F = A · B plus (A + B') plus CIN	F = B'
0	1	1	0	F = A minus B minus 1 plus CIN	F = A ⊕ B'
0	1	1	1	F = A + B' plus CIN	F = A + B'
1	0	0	0	F = A plus (A + B) plus CIN	F = A' · B
1	0	0	1	F = A plus B plus CIN	F = A ⊕ B
1	0	1	0	F = A · B' plus (A + B) plus CIN	F = B
1	0	1	1	F = A + B plus CIN	F = A + B
1	1	0	0	F = A plus A plus CIN	F = 0000
1	1	0	1	F = A · B plus A plus CIN	F = A · B'
1	1	1	0	F = A · B' plus A plus CIN	F = A · B
1	1	1	1	F = A plus CIN	F = A

more 4 bit ALUs are **74x381** and **74x382**

difference between the two ALUs are one provide group carry lookahead carry out the other provides ripple carry and overflow outputs.



<i>Inputs</i>			<i>Function</i>
S2	S1	S0	
0	0	0	$F = 0000$
0	0	1	$F = B \text{ minus } A \text{ minus } 1$
0	1	0	$F = A \text{ minus } B \text{ minus } 1$
0	1	1	$F = A \text{ plus } B \text{ plus } CIN$
1	0	0	$F = A \oplus B$
1	0	1	$F = A + B$
1	1	0	$F = A \cdot B$
1	1	1	$F = 1111$

Functional Table

mbol

7x382 Symbol

Program for 74x381 ALU


```
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.std_logic_unsigned.all;
ENTITY ALU IS
    PORT ( S : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
          A,B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
          F : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
          CIN : OUT STD_LOGIC);
END ALU;
ARCHITECTURE Behavior OF ALU IS
BEGIN
    PROCESS (S, A, B)
    BEGIN
        CASE S IS
            WHEN "000"=> F<="0000";
            WHEN "001"=> F<=B-A-1+CIN;
            WHEN "010"=> F<=A-B-1+CIN;
            WHEN "011"=> F<=A+B+CIN;
            WHEN "100"=> F<=A XOR B;
            WHEN "101"=> F<=A OR B;
            WHEN "110"=> F<=A AND B;
            WHEN OTHERS => F<="1111";
        END CASE;
    END PROCESS;
END Behavior;
```

COMBINATIONAL MULTIPLIERS

A binary multiplier is a combinational logic circuit used in digital systems to perform multiplication of two binary numbers.


Let us consider two unsigned 2 bit binary numbers A and B to generalize the multiplication process.

The multiplicand **A** is equal to **A1A0** and the multiplier **B** is equal to **B1B0**.



Multiplier

COMBINATIONAL MULT



Combinational m

PROGRAMMABLE LOGIC DEVICES (PLDs)

Programmable Logic Device (PLD) is an electronic component used to build **configurable** digital circuits

They contain an array of AND gates & another array of OR gates.


The process of entering the information into these devices is known as **programming**

Traditionally, users can program these devices or ICs electrically in order to implement the Boolean functions based on the requirement.


There are three kinds of PLDs based on the type of array(s), which has programmable structure.

- 1) **Programmable Read Only Memory (PROM)**
- 2) **Programmable Logic Array (PLA)**
- 3) **Programmable Array Logic (PAL)**


PROGRAMMABLE LOGIC DEVICES (PLDs)



(a) Programmable Read Only Memory (PROM)



(b) Programmable Array Logic (PAL) Device



(c) Programmable Logic Array (PLA) Device

→ Programmable Connections

→ Normal Connections

PROGRAMMABLE LOGIC DEVICES


Programmable Read Only Memory (PROM)

Programmable Read Only Memory is the programmable logic devices in which **AND** array and **OR** array is programmable.

Implement the given functions using PROM

$$F_1(A_1, A_0) = \sum m(1, 2)$$

$$F_2(A_1, A_0) = \sum m(0, 1, 3)$$



Programmable Logic Array (PLA)


Programmable Logic Array (PLA) is a fixed architecture logic device with programmable AND gates followed by programmable OR gates

Implement the given functions

using 3x4x2 PLA architecture


$$f_1(a, b, c) = \sum m(0, 1, 3, 4)$$

$$f_2(a, b, c) = \sum m(1, 2, 3, 4, 5)$$



$$f_1 = \bar{b}\bar{c} + \bar{a}c$$

K-map implementation




$$f_2 = a\bar{b} + \bar{a}c + \bar{a}b$$

Product terms	Inputs			Outputs	
	a	b	c	f ₁	
$\bar{b}\bar{c}$	-	0	0	1	
$\bar{a}c$	0	-	1	1	
$a\bar{b}$	1	0	-	-	
$\bar{a}b$	0	1	-	-	
				T	

PLA Programming table

$$\bar{b}\bar{c} + \bar{a}c$$

$$a\bar{b} + \bar{a}c + \bar{a}b$$



with 3 inputs, 4 product terms and 2 outputs (3x4x2 PLA)

Programmable Logic Array (PLA)

Implement the given functions using 3x4x2 PLA architecture

$$f_1(a_2, a_1, a_0) = \sum m(0, 1, 3, 5)$$


$$f_2(a_2, a_1, a_0) = \sum m(3, 5, 7)$$

map implementation we got this Boolean equations


$$\bar{a}_2 \bar{a}_1 + \bar{a}_2 a_0 + \bar{a}_1 a_0$$

$$a_2 a_0 + a_1 a_0$$

To implement to this functions it require **3x5x2 PLA** but to implement using **3x4x2 PLA**, so consider the POS form of SOP form



$$\bar{f}_1 = a_2 \bar{a}_0 + a_1 \bar{a}_0 + a_2 a_1$$



$$\bar{f}_2 = \bar{a}_2 \bar{a}_1 + a_1 \bar{a}_0$$

PLA Programming table

Programmable Logic Array (PLA)

$$= a_2 \bar{a}_0 + a_1 \bar{a}_0 + a_2 a_1$$


$$= \bar{a}_2 \bar{a}_1 + a_1 \bar{a}_0 + a_2 \bar{a}_0$$

Product terms	Inputs			Outputs	
	a_2	a_1	a_0	f_1	
$a_2 \bar{a}_0$	1	-	0	1	
$a_1 \bar{a}_0$	-	1	0	1	
$a_2 a_1$	1	1	-	1	
$\bar{a}_2 \bar{a}_1$	0	0	-	-	
				C	

PLA Programming table

$$a_2 \bar{a}_0 + a_1 \bar{a}_0 + a_2 a_1$$

$$\bar{a}_2 \bar{a}_1 + a_1 \bar{a}_0 + a_2 \bar{a}_0$$



3 inputs, 4 product terms and 2 outputs

Programmable Array Logic (PAL)

Programmable Array Logic (PAL) is a Logic device with programmable AND gates followed by fixed OR gates


Implement the given functions using PAL architecture

$$w(A, B, C, D) = \sum m(0, 2, 6, 7, 8, 9)$$


$$x(A, B, C, D) = \sum m(0, 2, 6, 7, 8, 9)$$

$$y(A, B, C, D) = \sum m(2, 3, 8, 9, 10, 12)$$


$$z(A, B, C, D) = \sum m(1, 3, 4, 6, 9, 12)$$




$$w = \bar{A}\bar{B}\bar{D} + \bar{A}BC + A\bar{C}$$



$$x = \bar{A}\bar{B}\bar{D} + \bar{A}BC + A\bar{C} + BC\bar{D}$$



$$y = \bar{A}\bar{B}C + \bar{B}C\bar{D} + A\bar{C}$$



$$z = \bar{A}\bar{B}D + \bar{B}C\bar{D}$$

Programmable Logic Array (PAL)

$$\bar{D} + \bar{A}BC + A\bar{C}$$

$$\bar{D} + \bar{A}BC + A\bar{C} + BCD$$


$$C + \bar{B}\bar{C}\bar{D} + A\bar{C}$$

$$\bar{D} + \bar{B}\bar{C}\bar{D} + B\bar{D}$$

Product term	AND Inputs					Outputs
	A	B	C	D	w	
1	0	0	-	0	-	$w = \bar{A}\bar{B}\bar{D} + \bar{A}BC + A\bar{C}$
2	0	1	1	-	-	
3	1	-	0	-	-	
4	-	-	-	-	1	$x = w + BCD$
5	-	1	1	0	-	
6	-	-	-	-	-	
7	0	0	1	-	-	$y = \bar{A}BC + \bar{B}\bar{C}\bar{D} + A\bar{C}$
8	-	0	1	0	-	
9	1	-	0	-	-	
10	0	0	-	1	-	$z = \bar{A}\bar{B}\bar{D} + \bar{B}\bar{C}\bar{D} + B\bar{D}$
11	-	0	0	1	-	
12	-	1	-	0	-	

programming table

Programmable Logic Array (PAL)




3-wide AND-OR structure and 4 outputs

UNIT-IV

SEQUENTIAL MACHINE DESIGN PRACTICES

Flow of design of State machines; Standard building block ICs for Shift registers, parallel to serial conversion, shift register counters, Ring counters; Johnson counters, LFSR counter; Logic models for the above standard building block ICs. Synchronous Design example using standard ICs.

SEQUENTIAL CIRCUITS



Block diagram of Sequential Circuits

SEQUENTIAL CIRCUITS

Sr. No.	Combinational circuits	Sequential circuits
1.	In combinational circuits, the output variables are at all times dependent on the combination of input variables.	In sequential circuits, the output variables depend not only on the present input variables but they also depend upon the past history of these input variables.
2.	Memory unit is not required in combinational circuits.	Memory unit is required to store the past history of input variables in the sequential circuit.
3.	Combinational circuits are faster in speed because the delay between input and output is due to propagation delay of gates.	Sequential circuits are slower than the combinational circuits.
4.	Combinational circuits are easy to design.	Sequential circuits are comparatively hard to design.
5.	Parallel adder is a combinational circuit.	Serial adder is a sequential circuit.

Difference between combinational and Sequential Circuits

SEQUENTIAL CIRCUITS

Synchronous sequential circuits	Asynchronous sequential circuits
In synchronous circuits, memory elements are clocked flip-flops.	In asynchronous circuits, memory elements are either unclocked flip-flops or time elements.
In synchronous circuits, the change in input signals can affect memory element upon activation of clock signal.	In asynchronous circuits change in input signals can affect memory element at instant of time.
The maximum operating speed of clock depends on time delays involved.	Because of absence of clock, asynchronous circuits can operate faster than synchronous circuits.
Easier to design.	More difficult to design.

Difference between Synchronous and Asynchronous Sequential Circuits


SEQUENTIAL CIRCU

h is an electronic logic circuit with two stable states i.e. it is a bistable multivibrator
ch has a feedback path to retain the information.


nce a latch can be a memory device.

h can store one bit of information as long as the device is powered on.

atch



ymbol



SR Latch Using NAND gates

SEQUENTIAL CIRCUIT

Latch

EN	S	R	Q_n	Q_{n+1}	State
1	0	0	0	0	No change (NC)
1	0	0	1	1	
1	0	1	0	0	Reset
1	0	1	1	0	
1	1	0	0	1	Set
1	1	0	1	1	
1	1	1	0	X	Indeterminate
1	1	1	1	X	
0	X	X	0	0	No change (NC)
0	X	X	1	1	

Characteristic Equation

$$Q_{n+1} = S + \bar{R}Q_n$$

SR Latch truth table

SEQUENTIAL CIRCU

Level and Edge Triggering

Level Triggering

In level triggering the output state is allowed to change according to the input whenever the enable level (either positive or negative) is maintained at the enable input.


Level triggering

There are two types of Level triggering: (1) Positive Level Triggering

(2) Negative Level Triggering

Positive Level Triggering:

The output of latch responds to the input changes only when its enable is **HIGH (1)**




SEQUENTIAL CIRCUIT

Level and Edge Triggering

Negative Level Triggering:

Output of latch responds to the input changes only when its enable is **LOW (0)**



Negative Level Tri

SEQUENTIAL CIRCUITS

Triggering


When edge triggering the output responds to the changes in the input only at the positive or negative edge of the clock pulse at the clock input.

D-Flop is the edge triggering

There are two types of edge triggering: (1) Positive edge Triggering
(2) Negative edge Triggering

Positive edge Triggering:

The output responds to the input changes only at the positive edge of the clock pulse at the clock input.




Positive edge Trigg

Triggering

ve edge Triggering:

Output responds to the input changes only at the negative edge of the clock pulse input.




Output responds only at the negative edges of the pulse

SEQUENTIAL CIRCUIT


Clocked SR Flip-Flop

S	R	Q_n	Q_{n+1}	State
0	0	0	0	No change(NC)
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	X	Indeterminate
1	1	1	X	
X	X	0	0	No change(NC)
X	X	1	1	

truth table for clocked SR flip-flop




Positive edge clocked SR flip-flop




symbol

ed JK Flip-Flop

SEQUENTIAL CIRCU



Positive edge clocked JK flip-flop



symbol

J	K	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1
0	0	1
0	1	0
1	0	1
1	1	0


≡

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	$\overline{Q_n}$

Truth table for clocked JK flip-flop

JK Flip-Flop Using NAND Gates

SEQUENTIAL CIRCUIT




$$S = J\bar{Q}$$

$$R = KQ$$

$$\therefore \bar{S} = \overline{J\bar{Q}}$$

$$\therefore \bar{R} = \overline{KQ}$$

JK Flip flop using SR Flip flop




$$\bar{S} = \overline{J\bar{Q}}$$

$$\bar{R} = \overline{KQ}$$


JK Flip flop using nand gates

ed T Flip-Flop




bol

SEQUENTIAL CIRCUIT



Positive edge clocked T flip-flop



logic symbol

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

b) Truth table

≡

T	Q_{n+1}
0	Q_n
1	\bar{Q}_n

(c) Characteristic equation

$Q_n \backslash T$	0	1
0	0	1
1	1	0

$$\therefore Q_{n+1} = T\bar{Q}_n + \bar{T}Q_n$$

characteristic equation of all flip flops

Flip-flop	Characteristic equation
SR	$Q_{n+1} = S + \bar{R}Q_n$
D	$Q_{n+1} = D$
JK	$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$
T	$Q_{n+1} = T\bar{Q}_n + \bar{T}Q_n$

Excitation table of all flip flops

FLOP

SEQUENTIAL CIRCUIT

R	S	Q_{n+1}
0	0	Q_n
0	1	1
1	0	0
1	1	*

Truth table

Q_n	Q_{n+1}	R	S
0	0	X	0
0	1	0	1
1	0	1	0
1	1	0	0

Excitation table

Excitation table of all flip flops

SEQUENTIAL CIRCUITS

J-K FLOP

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

Truth table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Excitation table

Excitation table of all flip flops

D FLOP

D	Q_{n+1}
0	0
1	1

Truth table

T FLOP

T	Q_{n+1}
0	Q_n
1	$\overline{Q_n}$

SEQUENTIAL CIRCUIT

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Excitation table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Flop to JK Flip Flop Conversion

SEQUENTIAL CIR




Inputs		Present state	Next state	Flip-flop inputs	
J	K	Q_n	Q_{n+1}	S	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1

Excitation table

D Flip Flop to JK Flip Flop Conversion

SEQUENTIAL CIRCUITS

Simplification



Logic Diagram

CODE FOR SR FLIP FLOP

```
library ieee;
use ieee.std_logic_1164.all;
entity SR_FF is
    PORT( S,R,CLK: in std_logic;
          Q: out std_logic);
end SR_FF;
architecture behavioral of SR_FF is
begin
    process (CLK)
        signal temp: std_logic;
    begin
        if (CLK' event and CLK='1') then
            if (S='0' and R='0') then
                temp <= temp;
```

SEQUENTIAL CIRCUIT

```
            elsif (S='0' and R='1') then
                temp <='0';
            elsif (S='1' and R='0') then
                temp <='1';
            else
                temp <='Z';
            end if;
        end if;
        Q <= temp;
    end PROCESS;
end behavioral;
```



CODE FOR D FLIP FLOP

SEQUENTIAL CIR

```
LIBRARY IEEE;
USE IEEE. std_logic_1164.all;
ENTITY DFF IS
PORT ( D, Clock : IN STD_LOGIC;
      Q : OUT STD_LOGIC);
END DFF;


ARCHITECTURE Behavior OF DFF IS
BEGIN
PROCESS (Clock)
BEGIN
    IF Clock'EVENT AND Clock = '1' THEN
        Q <= D;
    END IF;
END PROCESS;
END Behavior;
```

CODE FOR T FLIP FLOP

```
library ieee;  
use ieee.std_logic_1164.all;  
entity T_FF is  
    port( T,CLK: in std_logic;  
          Q: out std_logic);  
end T_FF;  
architecture behavioral of T_FF is  
    signal  
    process (CLK)  
        variable temp: std_logic;  
    begin  
        if (CLK' event and CLK='1') then  
            if (T='0') then  
                temp <= temp;
```

SEQUENTIAL CIR


```
            else  
                temp <= not temp;  
            end if;  
        end if;  
        Q <= temp;  
    end process;  
end behavioral;
```




LATCHES AND FLIP FLOPS

SEQUENTIAL CIRCUITS


74x375 D latch




74X74 Edge triggered D Flip Flop



74X109 JK Flip Flop



74X112 JK Flip Flop




Registers

A collection of two or more with a common clock input is called a register.


Registers are often used to store a collection of related bits such as a byte of data in a computer.

SEQUENTIAL CIRCUITS

74x175 4-bit register




Symbol




Logic Diagram

ters


74 6 bit register



74x374 8 bit register




74x373 8-bit I



ymbol

ters

74 8 bit register




Logic Diagram

Registers


Data Movements in Registers

SEQUENTIAL CIR


REGISTERS




(a) Serial shift right, then out




(b) Serial shift left, then out




(c) Parallel shift in



(d) Parallel shift out



(e) Rotate right




(f) Rotate left

Registers


SEQUENTIAL CIRCUITS

n Serial Out Shift Register



Shift left register


2. Shift Register




Shift right register

Serial Out Shift Register

Shift register




4 bit right shift register




Registers

SEQUENTIAL CIRCUITS

Serial In Parallel Out Shift Register




Parallel In Parallel Out Shift Register



Registers

1 In Serial Out Shift Register



SEQUENTIAL CIR

Operation

When **SHIFT/LOAD $\bar{}$** =High

G1,G2,G3 are disabled

G4,G5,G6 are enabled and

Shift operation is performed

When **SHIFT/LOAD $\bar{}$** =Low

Data is loaded

Code for right shift register

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

ENTITY shiftreg IS
    PORT(
        Clock : IN      STD_LOGIC;
        I      : IN      STD_LOGIC;
        Q      : BUFFER  STD_LOGIC_VECTOR (3 DOWNTO 0));
END shiftreg;

-- ARCHITECTURE Behavior OF shiftreg IS
ARCHITECTURE Behavior OF shiftreg IS
    BEGIN
        WAIT UNTIL clock'EVENT AND Clock = '1';
        Q(0) <= Q(1);
        Q(1) <= Q(2);
        Q(2) <= Q(3);
        Q(3) <= I;
    END PROCESS;
END Behavior;
```

Program for Serial In – Parallel Out Shift Registers

```
library ieee;
use ieee.std_logic_1164.all;
entity sipo is
(
clear : in std_logic;
Input_Data: in std_logic;
Output std_logic_vector(3 downto 0) );
architecture arch of sipo is
begin
process (clk)
begin
if clear = '1' then
Output <= "0000";
else
if (CLK'event and CLK='1') then
Output(3 downto 1) <= Q(2 downto 0);
Output(0) <= Input_Data;
end if;
end process;
end arch;
```

Code for 4-bit Universal shift register

```
IEEE;  
IEEE.STD_LOGIC_1164.ALL;  
IEEE.STD_LOGIC_unsigned.ALL;  
usr74194 is  
( clk, clr_1, lin, rin : in STD_LOGIC;  
  s : in STD_LOGIC_VECTOR (1 downto 0);  
  d : in STD_LOGIC_VECTOR (3 downto 0);  
  q : inout STD_LOGIC_VECTOR (3 downto 0));  
usr74194;
```

Structure Behavioral of usr74194 is

```
s (clk, clr_1, lin, rin, s, d, q )
```

```
= '0' then q<= "0000";  
clk'event and clk = '1') then
```

```
case s is  
  when "00" => q <= q;  
  when "01" => q <= rin & q (3 downto 0);  
  when "10" => q <= q (2 downto 0) & lin;  
  when "11" => q <= d;  
  when others => q <= "UUUU";  
end case;  
end if;  
end process;  
end Behavioral;
```

registers Counters

A shift register can be combined with combinational logic to form a state machine whose state transition diagram is a cycle.

Such a circuit is called a Shift register counter.

Unlike a binary counter, a shift register counter does not count in an ascending or descending binary sequence, but it is useful in many control applications nonetheless.

Counter


The simplest shift register counter uses an n bit shift register to obtain a counter with n states and is called a ring counter.

The 74x194 universal shift register is wired so that it normally performs a left shift.

Johnson counter

Shift registers Counter

n bit shift register with the complement of the serial output fed back into the serial input is a counter with $2n$ states and is called a **twisted ring, Moebius or Johnson counter**




State Name	Q3	Q2	Q1	Q0	Decoding
S1	0	0	0	0	$Q3' \cdot Q2' \cdot Q1' \cdot Q0'$
S2	0	0	0	1	$Q3' \cdot Q2' \cdot Q1' \cdot Q0$
S3	0	0	1	1	$Q3' \cdot Q2' \cdot Q1 \cdot Q0$
S4	0	1	1	1	$Q3' \cdot Q2 \cdot Q1 \cdot Q0$
S5	1	1	1	1	$Q3 \cdot Q2 \cdot Q1 \cdot Q0$
S6	1	1	1	0	$Q3 \cdot Q2 \cdot Q1 \cdot Q0'$
S7	1	1	0	0	$Q3 \cdot Q2 \cdot Q1' \cdot Q0'$
S8	1	0	0	0	$Q3 \cdot Q2' \cdot Q1' \cdot Q0'$

States for 4 bit Johnson counter


on counter

Shift registers Cou



Timing diagram for Johnson counter

Ring Counter Using FFs



Ring Counter

Q_0	Q_1	Q_2
1	0	0
0	1	0
0	0	1
0	0	0

Code for 4-bit Ring Counter Using FFs


```
library ieee;
use ieee.std_logic_1164.all;

entity ring_counter is
    port (
        clk : in std_logic;
        rst : in std_logic;
        Q : out std_logic_vector(3 downto 0));
end ring_counter;

architecture behavioural of ring_counter is
    signal temp : std_logic_vector(3 downto 0);

    process (clk,rst)
    begin
        if (rst = '1') then
            temp <= "1000";
        elsif (rising_edge(clk)) then
            temp <= temp(0) & temp(3 downto 1);
        end if;
    end process;
    Q <= temp;
end behavioural;
```

on Counter Using FFs



(a)

Clock	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1

(b)

Code for 4-bit Johnson Counter Using FFs

```
library ieee;
use ieee.std_logic_1164.all;
entity ring_counter is
    port (
        clk : in std_logic;
        rst : in std_logic;
        Q : out std_logic_vector(3 downto 0));
end ring_counter;
architecture behavioural of ring_counter is
    signal temp : std_logic_vector(3 downto 0);
```

```
begin
```

```
    if (rst = '1') then
        temp <= "0000";
    elsif (rising_edge(clk))
        temp(1) <= temp(0);
        temp(2) <= temp(1);
        temp(3) <= temp(2);
        temp(0) <= not temp(3);
    end if;
end process;
Q <= temp;
end behavioural;
```

Feedback Shift Register (LFSR) Counters


An n bit LFSR counter can have $2^n - 1$ states, almost maximum. Such a counter is often called a maximum length sequence generator.

It is also called as pseudo random binary sequence generator.

The term **random** means that the outputs do not cycle through a normal binary count sequence.

The term **pseudo** here refers to the fact that the sequence is not truly random because it does cycle through all possible combinations once every $2^n - 1$ clock cycles where n represents the number of shift register stages.

Feedback Shift Register (LFSR) Counters




General Structure of LFSR counter

<i>n</i>	Feedback Equation
2	$X_2 = X_1 \oplus X_0$
3	$X_3 = X_1 \oplus X_0$
4	$X_4 = X_1 \oplus X_0$
5	$X_5 = X_2 \oplus X_0$
6	$X_6 = X_1 \oplus X_0$
7	$X_7 = X_3 \oplus X_0$
8	$X_8 = X_4 \oplus X_3 \oplus X_2 \oplus X_1 \oplus X_0$
12	$X_{12} = X_6 \oplus X_4 \oplus X_1 \oplus X_0$
16	$X_{16} = X_5 \oplus X_4 \oplus X_3 \oplus X_2 \oplus X_1 \oplus X_0$
20	$X_{20} = X_3 \oplus X_0$
24	$X_{24} = X_7 \oplus X_2 \oplus X_1 \oplus X_0$
28	$X_{28} = X_3 \oplus X_0$
32	$X_{32} = X_{22} \oplus X_2 \oplus X_1 \oplus X_0$

Feed back equation

LFSR Counter



Q_2	Q_1	Q_0
0	0	1
0	1	0
1	0	1
0	1	1
1	1	1
1	1	0
1	0	0
0	0	1

3-bit LFSR state sequence



3-bit LFSR counter

COUNTERS

Asynchronous counter

Asynchronous counter

Asynchronous up counter




Timing diagram


2 bit asynchronous up counter

COUNTERS

asynchronous/ripple down counter




4 bit asynchronous down counter



Timing

COUNTERS

Asynchronous up/ down counter



(a) The block diagram of combinational circuit

Inputs			Output
M	Q	\bar{Q}	Y
M = 0	0	0	0
	0	0	1
	0	1	0
	0	1	1
M = 1	1	0	0
	1	0	0
	1	1	1
	1	1	1


Y = \bar{Q} for down counting

Y = Q for up counting


(b) Truth table

Asynchronous up/ down counter


COUNTER



a) K-map simplification





b) Logic diagram



3-bit asynchronous up/down counter


COUNTER




Timing Diagram for up/down counter

COUNTERS

Synchronous Counter



2 bit synchronous up counter




CP	QB	QA
0	0	0
1	0	1
2	1	0
3	1	1


(b)

COUNTERS

Asynchronous Counter



3 bit synchronous up counter



3 bit synchronous up counter timing diagram

CP	Q_C	Q_B	
0	0	0	
1	0	0	
2	0	1	
3	0	1	
4	1	0	
5	1	0	
6	1	1	
7	1	1	

3 bit synchronous up counter state sequence

COUNTERS

Synchronous Up/Down Counter

n

n=0


FFs 1 & 2 are disabled and 3 & 4 are enabled

FFs 3 & 4 are connected as input to the other FF, it will work as down counter

n=1

FFs 3 & 4 are disabled and 1 & 2 are enabled

FFs 1 & 2 are connected as input to the other FF, it will work as up counter



3 bit synchronous up/down

COUNTERS

Sr. No.	Asynchronous counters	Synchronous counters
1.	In this type of counter flip-flops are connected in such a way that output of first flip-flop drives the clock for the next flip-flop.	In this type there is no connection between output of first flip-flop and clock input of the next flip-flop.
2.	All the flip-flops are not clocked simultaneously.	All the flip-flops are clocked simultaneously.
3.	Logic circuit is very simple even for more number of states.	Design involves complex logic circuit as number of states increases.
4.	Main drawback of these counters is their low speed as the clock is propagated through number of flip-flops before it reaches last flip-flop.	As clock is simultaneously given to all flip-flops there is no problem of propagation delay. Hence they are high speed counters and are preferred when number of flip-flops increases in the given design.

Code for 4 bit Up counter

COUN

```
LIBRARY IEEE;
IEEE.std_logic_1164.all;
IEEE.std_logic_unsigned.all;

ENTITY upctr IS
PORT(Clock, Resetn, EN : IN STD_LOGIC;
      Q : OUT STD_LOGIC_VECTOR (3 DOWNTO 0));
END upctr;

ARCHITECTURE Behavior OF upctr IS
SIGNAL Count : STD_LOGIC_VECTOR(3 DOWNTO 0);

PROCESS(Clock, Resetn)
BEGIN
IF Resetn = '0' THEN
    Count <= "0000";
ELSIF(Clock'EVENT AND Clock = '1') THEN
    IF EN = '1' THEN
        Count<=Count+1;
    ELSE
        Count<=Count;
    END IF;
END IF;
END PROCESS;
Q<=Count;
END Behavior;
```

```

any ieee;
ieee.std_logic_1164.all;
ieee.std_logic_unsigned.all;
entity counter is
    port(C, CLR, UP_DOWN : in std_logic;
         Q : out std_logic_vector(3 downto 0));
end counter;
architecture archi of counter is
    signal tmp: std_logic_vector(3 downto 0);
begin
    process (C, CLR)
    begin
        if (CLR='1') then
            tmp <= "0000";
        elsif (C'event and C='1') then
            if (UP_DOWN='1') then
                tmp <= tmp + 1;
            else
                tmp <= tmp - 1;
            end if;
        end if;
    end process;
    Q <= tmp;
end archi;

```

**VHDL Code for 4 bit Up
counter using asynchronous
clear input**

Synchronous Decade counter

Present State			Next State				Flip-flop Inputs			
Q_C	Q_B	Q_A	Q_{D+1}	Q_{C+1}	Q_{B+1}	Q_{A+1}	T_D	T_C	T_B	T_A
0	0	0	0	0	0	1	0	0	0	1
0	0	1	0	0	1	0	0	0	1	1
0	1	0	0	0	1	1	0	0	0	1
0	1	1	0	1	0	0	0	1	1	1
1	0	0	0	1	0	1	0	0	0	1
1	0	1	0	1	1	0	0	0	1	1
1	1	0	0	1	1	1	0	0	0	1
1	1	1	1	0	0	0	1	1	1	1
0	0	0	1	0	0	1	0	0	0	1
0	0	1	0	0	0	0	1	0	0	1
0	1	0	X	X	X	X	X	X	X	X
0	1	1	X	X	X	X	X	X	X	X
1	0	0	X	X	X	X	X	X	X	X
1	0	1	X	X	X	X	X	X	X	X
1	1	0	X	X	X	X	X	X	X	X
1	1	1	X	X	X	X	X	X	X	X

Mod-10 Synchron
Counter State t

Synchronous Decade counter

For T_B

	01	11	10
01	1	1	0
00	1	1	0
11	X	X	X
10	0	X	X

$$T_B = Q_A \bar{Q}_D$$

For T_D

	01	11	10
01	0	0	0
00	0	1	0
11	X	X	X
10	1	X	X

$$T_D = Q_D + Q_A Q_B Q_C$$

For T_A


$Q_D Q_C$ \ $Q_B Q_A$	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	X	X	X	X
10	1	1	X	X

$$T_A = 1$$

For T_C

$Q_D Q_C$ \ $Q_B Q_A$	00	01	11	10
00	0	0	1	0
01	0	0	1	0
11	X	X	X	X
10	0	0	X	X


$$T_C = Q_A Q_B$$



Decade counter logic diagram

Asynchronous 4-bit binary counter serial enable logic

is the master count enable signal
FFs toggles if and only if CNTEN is high and
the lower order counter bits are 1.
Asynchronous serial counter because the combinational
signals propagate serially from the LSB to MSB



Asynchronous 4-bit binary counter serial/Parallel enable logic


EN is the master count enable signal

FFs toggles if and only if CNTEN is high and


the lower order counter bits are 1.

Asynchronous serial counter because the combinational

enable signals propagate serially from the LSB to MSB



4 bit binary synchronous counter with serial enable signal




4 bit binary synchronous counter with parallel enable signal

COUNTERS

4-bit binary counter

74x163





ENP-Count enable parallel input
 ENT-ENP-Count enable trickle input

Inputs				Current State				Next State	
CLR_L	LD_L	ENT	ENP	QD	QC	QB	QA	QD*	QC*
0	x	x	x	x	x	x	x	0	0
1	0	x	x	x	x	x	x	D	C
1	1	0	x	x	x	x	x	QD	QC
1	1	x	0	x	x	x	x	QD	QC
1	1	1	1	0	0	0	0	0	0
1	1	1	1	0	0	0	1	0	0
1	1	1	1	0	0	1	0	0	0
1	1	1	1	0	0	1	1	0	1
1	1	1	1	0	1	0	0	0	1
1	1	1	1	0	1	0	1	0	1
1	1	1	1	0	1	1	0	0	1
1	1	1	1	0	1	1	1	1	0
1	1	1	1	1	0	0	0	1	0
1	1	1	1	1	0	0	1	1	0
1	1	1	1	1	0	1	0	1	0
1	1	1	1	1	0	1	1	1	1
1	1	1	1	1	1	0	0	1	1
1	1	1	1	1	1	0	1	1	1
1	1	1	1	1	1	1	0	1	1
1	1	1	1	1	1	1	1	0	0

State table for 74x163 4-bit binary counter

Free running mode for the 74x163 4 bit counter



Synchronous Sequential Circuits

In synchronous or clocked sequential circuits, clocked flip-flops are used as memory elements, which change their individual states in synchronism with the periodic clock signal. Therefore, the change in states of flip-flops and change in state of the entire circuit occurs at the transition of the clock signal.


The synchronous or clocked sequential circuits are represented by two models.

- **Moore circuit** : The output depends only on the present state of the flip-flops.
- **Mealy circuit** : The output depends on both the present state of the flip-flops and on the input(s).


Synchronous sequential circuits are also called **finite state machines (FSMs)**, which is more formal terminology that is often found in technical literature. The name derives from the fact that the operational behaviour of these circuits can be represented using a finite number of states.

Asynchronous Sequential Circuits

Basic Circuit Model



Mealy Circuit Model



Asynchronous Sequential Circuits

Moore Vs Mealy Circuit Models

Sr. No.	Moore Circuit	Mealy Circuit
1.	Its output is a function of present state only.	Its output is a function of present state as well as present input.
2.	Input changes does not affect the output.	Input changes may affect the output of the circuit.
3.	Moore circuit requires more number of states for implementing same function.	It requires less number of states for implementing same function.

UNIT-V

Design Examples (using VHDL): Barrel shifter, comparators, floating-point adder, and dual parity encoder.

Combinational logic Design: Latches & flip flops, PLDs, counters, shift registers, and their VHDL models.

BARREL SHIFTER

A barrel shifter is a combinational logic circuit with **n data inputs**, **n data outputs** and a **control inputs** that specify how to shift the data between input and output.


A barrel shifter that is part of a microprocessor CPU can typically specify the direction of shift (left or right), the type of shift (circular, arithmetic, logical), and the amount of shift, typically **0 to n-1 bits** or **0 to n bits**.

A 16-bit barrel shifter that does **left circular shifts only**, using a **4-bit control input S[3:0]**, can specify the amount of shift.

For example, if the input word is **ABCDEFGHGIHKLMNOP** (where each letter represents a bit), and the control input is **0101 (5)**, then the output word is **FGHGIHKLMNOPABCDE**.

A 16-input, one-bit multiplexer can be built using two 74x151s, by applying S3 and its complement to the EN_L inputs and combining the Y_L data outputs with a NAND gate,

BARREL SHIFTER



The top '151 of each p enabled by S3_L, and the botto by S3; the remaining select b connected to all 32 '151s. Data D0–D7 of each '151 are connec the DIN inputs in the listed orde left to right.

Code for 16-bit barrel shifter for left circular shift

```
library IEEE;
use IEEE.std_logic_1164.all;

entity rol16 is
    port (
        DIN: in STD_LOGIC_VECTOR(15 downto 0); -- Data inputs
        S: in STD_LOGIC_VECTOR (3 downto 0); -- Shift amount, 0-15
        DOUT: out STD_LOGIC_VECTOR(15 downto 0) -- Data bus output
    );
end entity rol16;

architecture rol16_arch of rol16 is
    process(DIN, S)
        variable X, Y, Z: STD_LOGIC_VECTOR(15 downto 0);
    begin
        if S(0)='1' then X := DIN(14 downto 0) & DIN(15); else X := DIN; end if;
        if S(1)='1' then Y := X(13 downto 0) & X(15 downto 14); else Y := X; end if;
        if S(2)='1' then Z := Y(11 downto 0) & Y(15 downto 12); else Z := Y; end if;
        if S(3)='1' then DOUT <= Z(7 downto 0) & Z(15 downto 8); else DOUT <= Z; end if;
    end process;
end architecture rol16_arch;
```

Cascading Comparators

The **74x682 8-bit comparator**, it doesn't have cascading inputs and outputs at all.


At first glance, you might think that it can be used to build larger comparators. But this is not true.

To use the 74x682 8-bit comparators to do equality and greater-than comparison on two 24-bit operands.

The 24-bit results are derived from the individual 8-bit results using combinational logic for the following equations:

$$EQ_{24} = EQ_2 \cdot EQ_1 \cdot EQ_0$$

$$GT_{24} = GT_2 + EQ_2 \cdot GT_1 + EQ_2 \cdot EQ_1 \cdot GT_0$$



24 bit com

Behavioral VHDL Code for 64 bit Comparator

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity comp64 is
    port ( A, B: in STD_LOGIC_VECTOR (63 downto 0);
          EQ, GT: out STD_LOGIC );
end comp64;

architecture comp64_arch of comp64 is
begin
    EQ <= '1' when A = B else '0';
    GT <= '1' when A > B else '0';
end comp64_arch;
```

Behavioral VHDL Code for 8 bit Comparator

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity comp8 is
    port ( A, B: in STD_LOGIC_VECTOR (7 downto 0);
          EQ, GT: out STD_LOGIC );
end comp8;

architecture comp8_arch of comp8 is
begin
    EQ <= '1' when A = B else '0';
    GT <= '1' when A > B else '0';
end comp8_arch;
```

Full VHDL Code for 32 bit mode dependent Comparator

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity Vmodecmp is
    port ( M: in STD_LOGIC_VECTOR (1 downto 0);           -- mode
          A, B: in STD_LOGIC_VECTOR (31 downto 0);      -- unsigned integers
          EQ, GT: out STD_LOGIC );                     -- comparison results
end Vmodecmp;

architecture Vmodecmp_arch of Vmodecmp is
begin
    process (M, A, B)
    begin
        case M is
            when "00" =>
                if A = B then EQ <= '1'; else EQ <= '0'; end if;
                if A > B then GT <= '1'; else GT <= '0'; end if;
            when "01" =>
                if A(31 downto 1) = B(31 downto 1) then EQ <= '1'; else EQ <= '0';
                if A(31 downto 1) > B(31 downto 1) then GT <= '1'; else GT <= '0';
            when "10" =>
                if A(31 downto 2) = B(31 downto 2) then EQ <= '1'; else EQ <= '0';
                if A(31 downto 2) > B(31 downto 2) then GT <= '1'; else GT <= '0';
                when others => EQ <= '0'; GT <= '0';
            end case;
        end process;
    end Vmodecmp_arch;
```

Floating Point Encoder

unsigned binary integer B in the range $0 < B < 2^{11}$ can be represented by 11-bit "fixed-point" format.

$b_{10}b_9 \dots b_1b_0$. It can represent numbers in the same range with less precision using only 7 bits in a floating-point notation.

$M \times 2^E$ where M is a 4-bit mantissa $m_3m_2m_1m_0$ and E is a 3-bit exponent $e_2e_1e_0$. The smallest integer in this format is 0.2^0 and the largest is $(2^4-1).2^7$.

Given an 11-bit fixed-point integer B , we can convert it to our 7-bit floating point notation by "picking off" four high-order bits beginning with the most significant 1, for example:

A combinational circuit is to convert an 11-bit unsigned binary integer B into a 7-bit floating-point number M, E , where M and E have 4 and 3 bits, respectively. The numbers have the relationship $B = M \times 2^E + T$,


where T is the truncation error, $0 \leq T < 2^E$.

$$\begin{aligned}
 11010110100 &= 1101 \cdot 2^7 + 01100 \\
 00100101111 &= 1001 \cdot 2^5 + 01111 \\
 00000111110 &= 1111 \cdot 2^2 + 10110 \\
 00000001011 &= 1011 \cdot 2^0 + 01011 \\
 00000000010 &= 0010 \cdot 2^0 + 00010
 \end{aligned}$$

B=1716-fixed Point

B=1664+52-floating

g Point Encoder



ing Point Encoder

priority encoder, the 74x148, has active-low inputs, the input number B is assumed to be available on an active-low bus B_L[10:0].

When you think about the conversion operation a while, you'll realize that the most significant bit of the mantissa, m3, is always 1, except in the no-1-found case. The 74x148 has a GS_L output that indicates this case, allowing us to eliminate the multiplexer for m3.

The 74x148 has active-low outputs, so the exponent bits (E0_L–E2_L) are produced in active-low form. Naturally, three inverters could be used to produce an active-high version.

Since everything else is active-low, active-low mantissa bits are used too. Active-low mantissa bits are also readily available on the '148 EO_L and the '151 Y_L outputs.

Full VHDL Code for fixed point to floating point conversion

```
IEEE;
use std_logic_1164.all;
use std_logic_arith.all;

entity fpenc is
    port (
        B: STD_LOGIC_VECTOR(10 downto 0); -- fixed-point number
        M: STD_LOGIC_VECTOR(3 downto 0); -- floating-point mantissa
        E: STD_LOGIC_VECTOR(2 downto 0) -- floating-point exponent
    );
end fpenc;

architecture fpenc_arch of fpenc is
    process(B)
        type BU is UNSIGNED(10 downto 0);
        variable BU: BU;
        BU := UNSIGNED(B);

        if BU < 16 then M <= B( 3 downto 0); E <= "000";
        if BU < 32 then M <= B( 4 downto 1); E <= "001";
        if BU < 64 then M <= B( 5 downto 2); E <= "010";
        if BU < 128 then M <= B( 6 downto 3); E <= "011";
        if BU < 256 then M <= B( 7 downto 4); E <= "100";
        if BU < 512 then M <= B( 8 downto 5); E <= "101";
        if BU < 1024 then M <= B( 9 downto 6); E <= "110";
        if BU >= 1024 then M <= B(10 downto 7); E <= "111";
    end if;
end process;
end fpenc_arch;
```

```
architecture fpence_arch of fpenc is
begin
    process(B)
    begin
        if B(10) = '1' then M <= B(10 downto 7); E <= "111";
        elsif B(9) = '1' then M <= B( 9 downto 6); E <= "110";
        elsif B(8) = '1' then M <= B( 8 downto 5); E <= "101";
        elsif B(7) = '1' then M <= B( 7 downto 4); E <= "100";
        elsif B(6) = '1' then M <= B( 6 downto 3); E <= "011";
        elsif B(5) = '1' then M <= B( 5 downto 2); E <= "010";
        elsif B(4) = '1' then M <= B( 4 downto 1); E <= "001";
        else M <= B( 3 downto 0); E <= "000";
        end if;
    end process;
end fpence_arch;
```

DUAL PRIORITY ENCODER

priority encoder, if two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence.

In the case of dual-priority encoder, the circuit identifies both the highest-priority and the second-highest-priority asserted signal among a set of input signals

For a set of 8 inputs I0 to I7, where I0 has the highest priority


Inputs I0, B2-B0, AOUT and BOUT are the output signals of the encoder

Inputs I0 and AOUT are used to identify the highest priority input

AOUT goes high only if highest priority input is present.

Inputs I1 and BOUT are used to identify the second highest priority input

BOUT goes high only if second highest priority input is present.




Dual priority encoder

VHDL Code for the dual priority encoder using

```
LIBRARY IEEE;
USE std_logic_1164.all;
USE std_logic_arith.all;

ENTITY Dualprien IS
    PORT ( I : IN STD_LOGIC_VECTOR (0 TO 7);
          A,B : OUT STD_LOGIC_VECTOR (2 DOWNT0 0);
          AOUT, BOUT : BUFFER STD_LOGIC);
END Dualprien;

ARCHITECTURE Dualprien_arch OF Dualprien IS
BEGIN
    PROCESS (I, AOUT, BOUT)
    BEGIN
        AOUT <= '0'; BOUT <= '0';
        A <= "000"; B <= "000";
        FOR i IN 0 TO 7 LOOP
            IF I(i) = '1' AND AOUT = '0' THEN
                A <= CONV_STD_LOGIC_VECTOR (i, 3);
                AOUT <= '1';
            ELSEIF I(i) = '1' AND BOUT = '0' THEN
                B <= CONV_STD_LOGIC_VECTOR (i, 3);
                BOUT <= '1';
            ENDIF;
        END LOOP;
    END PROCESS;
END Dualprien_arch;
```



VHDL Code for the dual priority encoder using

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.std_logic_arith.all;

ENTITY Dualprien IS
    PORT ( I      : IN STD_LOGIC_VECTOR (0 TO 7);
          A,B     : OUT STD_LOGIC_VECTOR (2 DOWNT0 0
          BVALID,BINVALID : BUFFER STD_LOGIC);
END Dualprien;

ARCHITECTURE Dualprien_arch OF Dualprien IS
    BEGIN
        PROCESS (I, A, AOUT, BOUT)
            BEGIN
                IF      I(0) = '1' THEN A<= "000"; AOUT <= '1';
                ELSEIF  I(1) = '1' THEN A<= "001"; AOUT <= '1';
                ELSEIF  I(2) = '1' THEN A<= "010"; AOUT <= '1';
                ELSEIF  I(3) = '1' THEN A<= "011"; AOUT <= '1';
                ELSEIF  I(4) = '1' THEN A<= "100"; AOUT <= '1';
                ELSEIF  I(5) = '1' THEN A<= "101"; AOUT <= '1';
                ELSEIF  I(6) = '1' THEN A<= "110"; AOUT <= '1';
                ELSEIF  I(7) = '1' THEN A<= "111"; AOUT <= '1';
                ELSE

```

```
                    B<= "001"; BOUT <= '1';
                ELSEIF  I(2) = '1' AND A<= "010" THEN B<= "010"; BOUT <= '1';
                ELSEIF  I(3) = '1' AND A<= "011" THEN B<= "011"; BOUT <= '1';
                ELSEIF  I(4) = '1' AND A<= "100" THEN B<= "100"; BOUT <= '1';
                ELSEIF  I(5) = '1' AND A<= "101" THEN B<= "101"; BOUT <= '1';
                ELSEIF  I(6) = '1' AND A<= "110" THEN B<= "110"; BOUT <= '1';
                ELSEIF  I(7) = '1' AND A<= "111" THEN B<= "111"; BOUT <= '1';
                ELSE
                    B<= "000"; BOUT <= '0';
                END IF;
            END PROCESS;
        END Dualprien_arch;
```