LINEAR AND DIGITAL IC APPLICATIONS LAB MANUAL





Department of Electronics & Communication Engineering

VEMU INSTITUTE OF TECHNOLOGY::P.KOTHAKOTA

NEAR PAKALA, CHITTOOR-517112

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Anantapuramu)

LINEAR AND DIGITAL IC APPLICATIONS LAB MANUAL



Name:		
H.T.No:		
Year/Semester:_		

Department of Electronics & Communication Engineering

VEMU INSTITUTE OF TECHNOLOGY::P.KOTHAKOTA

NEAR PAKALA, CHITTOOR-517112

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Anantapuramu)

<u>VEMU Institute of Technology</u> <u>Dept. of Electronics and Communication Engineering</u>

Vision of the institute

To be one of the premier institutes for professional education producing dynamic and vibrant force of technocrats with competent skills, innovative ideas and leadership qualities to serve the society with ethical and benevolent approach.

Mission of the institute

- **Mission_1:** To create a learning environment with state-of-the art infrastructure, well equipped laboratories, research facilities and qualified senior faculty to impart high quality technical education.
- **Mission_2:** To facilitate the learners to inculcate competent research skills and innovative ideas by Industry-Institute Interaction.
- **Mission_3:** To develop hard work, honesty, leadership qualities and sense of direction in learners by providing value based education.

Vision of the department

To develop as a center of excellence in the Electronics and Communication Engineering field and produce graduates with Technical Skills, Competency, Quality, and Professional Ethics to meet the challenges of the Industry and evolving Society.

Mission of the department

- **Mission_1:** To enrich Technical Skills of students through Effective Teaching and Learning practices to exchange ideas and dissemination of knowledge.
- **Mission_2:** To enable students to develop skill sets through adequate facilities, training on core and multidisciplinary technologies and Competency Enhancement Programs.
- **Mission_3:** To provide training, instill creative thinking and research attitude to the students through Industry-Institute Interaction along with Professional Ethics and values.

Programme Educational Objectives (PEOs)

- **PEO 1:** To prepare the graduates to be able to plan, analyze and provide innovative ideas to investigate complex engineering problems of industry in the field of Electronics and Communication Engineering using contemporary design and simulation tools.
- **PEO-2:** To provide students with solid fundamentals in core and multidisciplinary domain for successful implementation of engineering products and also to pursue higher studies.
- **PEO-3:** To inculcate learners with professional and ethical attitude, effective communication skills, teamwork skills, and an ability to relate engineering issues to broader social context at work place

Programme Outcomes(Pos)

PO_1	Engineering knowledge: Apply the knowledge of mathematics, science, engineering
	fundamentals, and an engineering specialization to the solution of complex engineering problems.
PO_2	Problem analysis: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
PO_3	Design/development of solutions: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
PO_4	Conduct investigations of complex problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
PO_5	Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
PO_6	The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
PO_7	Environment and sustainability: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
PO_8	Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
PO_9	Individual and team work: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
PO_10	Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
PO_11	Project management and finance: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
PO_12	Life-long learning: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change. Programme Specific Outcome (PSOs)

Programme Specific Outcome(PSOs)

	Higher Education: Qualify in competitive examination for pursuing higher education by
PSO 1	applying the fundamental concepts of Electronics and Communication Engineering domains such
PSU_1	as Analog & Digital Electronics, Signal Processing, Communication & Networking, Embedded
	Systems, VLSI Design and Control systems etc.,
	Employment : Get employed in allied industries through their proficiency in program specific
PSO_2	domain knowledge, Specalized software packages and Computer programming or became an
	entrepreneur.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR II B.Tech. II-Sem (ECE)

(20A04403P) LINEAR AND DIGITAL IC APPLICATIONS LABORATORY

COURSE OUTCOMES (COS)

CO. No	Description	Bloom Level
C228.1	Understand the pin configuration of each linear/ digital IC and its functional diagram.	
C228.2	Conduct the experiment and obtain the expected results.	
C228.3	Analyze the given circuit/designed circuit and verify the practical observations with the analyzed results.	
C228.4	Design the circuits for the given specifications using linear and digital ICs.	
C228.5	Acquaintance with lab equipment about the operation and its use.	

LIST OF EXPERIMENTS:

PART - I: Linear IC Experiments

- 1.OP AMP Applications Adder, Subtractor, Comparators.
- 2.Integrator and Differentiator Circuits using IC 741.
- 3. Active Filter Applications LPF, HPF (first order)
- 4. IC 741 Waveform Generators Sine, Square wave and Triangular waves.
- 5. IC 555 Timer Monostable and Astable Multivibrator Circuits.
- 6. Schmitt Trigger Circuits using IC 741
- 7.IC 565 PLL Applications.
- 8. Voltage Regulator using IC 723, Three Terminal Voltage Regulators 7805, 7809, 7912.

PART - II: Digital IC Applications

- 1.3-8 decoder using 74138
- 2. 4-bit comparator using 7485.
- 3. 8*1 Multiplexer using 74151 and 2*4 Demultiplexer using 74155.
- 4. D, JK Flip Flops using 7474, 7483.
- 5. Decade counter using 7490.
- 6. UP/DOWN counter using 74163
- 7. Universal shift registers using 74194/195.
- 8. RAM (16*4) using 74189 (Read and Write operations).

Note: At least 12 experiments shall be performed.

VEMU INSTITUTE OF TECHNOLOGY::P.KOTHAKOTA



NEAR PAKALA, CHITTOOR-517112

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Anantapuramu)

Dept. of Electronics and Communication Engineering

(20A04403P)LINEAR AND DIGITAL IC APPLICATIONS LAB

II B.Tech-II SEM

LIST OF EXPERIMENTS TO BE CONDUCTED.

PART - I: Linear IC Experiments

- 1. OP AMP Applications Adder, Subtractor, Comparators.
- 2. Integrator and Differentiator Circuits using IC 741.
- 3. Active Filter Applications LPF, HPF (first order)
- 4. IC 741 Waveform Generators Sine, Square wave and Triangular waves.
- 5. IC 555 Timer Monostable and Astable Multivibrator Circuits.
- 6. Schmitt Trigger Circuits using IC 741

PART - II: Digital IC Applications

- 7. 3-8 decoder using 74138
- 8. 4-bit comparator using 7485.
- 9. 8*1 Multiplexer using 74151 and 2*4 Demultiplexer using 74155.
- 10. D, JK Flip Flops using 7474, 7483.
- 11. Decade counter using 7490.
- 12. Universal shift registers using 74194/195.

Additional experiments (Beyond Curriculum)

- 13. Digital to Analog Convertor
- 14. Code Convertors (Binary to gray, gray to binary)

CONTENTS

S.NO.	NAME OF THE EXPERIMENT	PAGE NO			
1.	OP AMP Applications – Adder, Subtractor, Comparators.				
2.	Integrator and Differentiator Circuits using IC 741.				
3.	Active Filter Applications – LPF, HPF (first order)				
4.	IC 741 Waveform Generators – Sine, Square wave and Triangular waves.				
5.	IC 555 Timer – Monostable and Astable Multivibrator Circuits.				
6.	Schmitt Trigger Circuits – using IC 741				
7.	3-8 decoder using 74138				
8.	4-bit comparator using 7485				
9.	8*1 Multiplexer using 74151 and 2*4 Demultiplexer using 74155.				
10.	D, JK Flip Flops using 7474, 7483.				
11.	Decade counter using 7490				
12.	Universal shift registers using 74194/195.				
	Additional experiments (Beyond Curriculum)				
13.	Digital to Analog Convertor				
14.	Code Convertors (Binary to gray ,gray to binary)				

DOS & DONTS IN LABORATORY

DO's

- 1. Students should be punctual and regular to the laboratory.
- 2. Students should come to the lab in-time with proper dress code.
- 3. Students should maintain discipline all the time and obey the instructions.
- 4. Students should carry observation and record completed in all aspects.
- 5. Students should be at their concerned experiment table, unnecessary moment is restricted.
- 6. Students should follow the indent procedure to receive and deposit the components from lab technician.
- 7. While doing the experiments any failure/malfunction must be reported to the faculty.
- 8. Students should check the connections of circuit properly before switch ON the power supply.
- 9. Students should verify the reading with the help of the lab instructor after completion of experiment.
- 10. Students must endure that all switches are in the lab OFF position, all the connections are removed.
- 11. At the end of practical class the apparatus should be returned to the lab technician and take back the indent slip.
- 12. After completing your lab session SHUTDOWN the systems, TURNOFF the power switches and arrange the chairs properly.
- 13. Each experiment should be written in the record note book only after getting signature from the lab in charge in the observation notebook.


DON'Ts

- 1. Don't eat and drink in the laboratory.
- 2. Don't touch electric wires.
- 3. Don't turn ON the circuit unless it is completed.
- 4. Avoid making loose connections.
- 5. Don't leave the lab without permission.
- 6. Don't bring mobiles into laboratory.
- 7. Do not open any irrelevant sites on computer.
- 8. Don't use a flash drive on computers.

SCHEME OF EVALUATION

			Marks Awarded				
S.No	Program I	Date	Record (10M)	Obs. (10M)	Viva (5M)	Attd. (5M)	Total 30(M)
1.							
2.							
3.							
4.							
5.							
6.							
7.							
8.							
9.							
10.							
11.							
12.							
	A	dditional ex	xperiments	s (Beyond Cu	rriculum)		
13.							
14.							

Signature of Lab In-charge



STUDY OF OP AMPS - IC 741, IC 555, IC 565, IC 566 FUNCTIONING, PARAMETERS AND SPECIFICATIONS.

<u>AIM</u>: To study the function f OP AMPs - IC 741, IC 555, IC 565, IC 566, along with its functioning parameters and specifications.

IC 741

General Description

The IC 741 is a high performance monolithic operational amplifier constructed using the planer epitaxial process. High common mode voltage range and absence of latch-up tendencies make the IC 741 ideal for use as voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier and general feedback applications.

Features

- 1. No frequency compensation required.
- 2. Short circuit protection
- 3. Offset voltage null capability
- 4. Large common mode and differential voltage ranges
- 5. Low power consumption
- 6. No latch-up

Specifications

- 1. Voltage gain $A = \alpha$ typically 2,00,000
- 2. I/P resistance $R_L = \alpha \Omega$, practically $2M\Omega$
- 3. O/P resistance R = 0, practically 75Ω
- 4. Bandwidth = α Hz. It can be operated at any frequency
- 5. Common mode rejection ratio = α
- 6. Slew rate + α V/ μ sec
- 7. When $V_1 = V_2$, $V_D = 0$
- 8. Input offset voltage (Rs $\leq 10 \text{K}\Omega$) max 6 mv
- 9. Input offset current = $\max 200 \text{nA}$
- 10. Input bias current: 500nA
- 11. Input capacitance: typical value 1.4pF
- 12. Offset voltage adjustment range : ± 15mV
- 13. Input voltage range : \pm 13V
- 14. Supply voltage rejection ratio: 150 µV/V
- 15. Output voltage swing: + 13V and 13V for $R_L > 2K\Omega$
- 16. Output short-circuit current: 25mA
- 17. supply current: 28mA
- 18. Power consumption: 85mW
- 19. Transient response: rise time= 0.3 μs


L & D IC Applications Lab (20A04403P)

II B.Tech II SEM (ECE)


INTERNAL BLOCK DIAGRAM OF OP-AMP



PIN CONFIGURATION and DIAGRAM:



BLOCK DIAGRAM OF IC 565:



VEMU INSTITUTE OF TECHNOLOGY

DEPT OF ECE

PAGE NO: 3

Applications

- 1. AC and DC amplifiers
- 2. Active filters
- 3. Oscillators
- 4. Comparators
- 5. Regulators

IC 555

General Description

The operation of SE/NE 555 timer directly depends on its internal function. The three equal resistors R_1 , R_2 , R_3 serv internal voltage divider for the source voltage. Thus one-third of the source voltage V_{CC} appears across each resistor. Comparator is basically an Op amp which changes state when one of its inputs exceeds the reference voltage. The reference voltage for the lower comparator is +1/3 V_{CC} . If a trigger pulse applied at the negative input of this comparator drops below +1/3 V_{CC} , it causes a change in state. The upper comparator is referenced at voltage +2/3 V_{CC} .

The output of each comparator is fed to the input terminals of a flip flop. The flip-flop used in the SE/NE 555 timer IC is a bistable multivibrator. This flip flop changes states according to the voltage value of its input. Thus if the voltage at the threshold terminal rises above +2/3 V_{CC}, it causes upper comparator to cause flip-flop to change its states. On the other hand, if the trigger voltage falls below +1/3 V_{CC}, it causes lower comparator to change its states. Thus the output of the flip flop is controlled by the voltages of the two comparators. A change in state occurs when the threshold voltage rises above +2/3 V_{CC} or when the trigger voltage drops below +1/3 V_{cc}.

The output of the flip-flop is used to drive the discharge transistor and the output stage. A high or positive flip-flop output turns on both the discharge transistor and the output stage. The discharge transistor becomes conductive and behaves as a low resistance short circuit to ground. The output stage behaves similarly. When the flip-flop output assumes the low or zero states reverse action takes place i.e., the discharge transistor behaves as an open circuit or positive V_{CC} state. Thus the operational state of the discharge transistor and the output stage depends on the voltage applied to the threshold and the trigger input terminals.

Function of Various Pins

Pin (1) of 555 is the ground terminal; all the voltages are measured with respect to this pin.

Pin (2) of 555 is the trigger terminal, if the voltage at this terminal is held greater than one-third of VCC, the output remains low. A negative going pulse from Vcc to less than Vec/3 triggers the output goes to High. The amplitude of the pulse should be able to make the comparator (inside the IC) change its state. However the width of the negative going pulse must not be greater than the width of the expected output pulse.

Pin (3) is the output terminal of IC 555. There are 2 possible output states. In the low output state, the output resistance appearing at pin (3) is very low (approximately 10 _). As a result the output

current will goes to zero, if the load is connected from Pin (3) to ground, sink a current I Sink (depending upon load) if the load is connected from Pin (3) to ground, and sinks zero current if the load is connected between +VCC and Pin (3).

Pin (4) is the Reset terminal. When unused it is connected to +Vcc. Whenever the potential of Pin (4) is drives below 0.4V, the output is immediately forced to low state. The reset terminal enables the timer over-ride command signals at Pin (2) of the IC.

Pin (5) is the Control Voltage terminal. This can be used to alter the reference levels at which the time comparators change state. A resistor connected from Pin (5) to ground can do the job. Normally 0.01μF capacitor is connected from Pin (5) to ground. This capacitor bypasses supply noise and does not allow it affect the threshold voltages.

Pin (6) is the threshold terminal. In both astable as well as monostable modes, a capacitor is connected from Pin (6) to ground. Pin (6) monitors the voltage across the capacitor when it charges from the supply and forces the already high O/p to Low when the capacitor reaches +2/3 VCC.

Pin (7) is the discharge terminal. It presents an almost open circuit when the output is high and allows the capacitor charge from the supply through an external resistor and presents an almost short circuit when the output is low.

Pin (8) is the +Vcc terminal. 555 can operate at any supply voltage from +3 to +18V.

Features

- 1. The load can be connected to o/p in two ways i.e. between pin 3 & ground 1 or between pin 3 & VCC (supply)
- 2. 555 can be reset by applying negative pulse, otherwise reset can be connected to +Vcc to avoid false triggering.
- 3. An external voltage effects threshold and trigger voltages.
- 4. Timing from micro seconds through hours.
- 5. Monostable and bistable operation
- 6. Adjustable duty cycle
- 7. Output compatible with CMOS, DTL, TTL
- 8. High current output sink or source 200mA
- 9. High temperature stability
- 10. Trigger and reset inputs are logic compatible.

Specifications

1. Operating temperature : SE 555---55oC to 125oC

NE 555-- 0o to 70oC


2. Supply voltage: +5V to +18V

3. Timing: µSec to Hours


4. Sink current: 200mA

5. Temperature stability: 50 PPM/oC change in temp or 0-005% /oC.

BLOCK DIAGRAM OF IC 566



PIN DIAGRAM:



Applications

- 1. Monostable and Astable Multivibrators
- 2. dc-ac converters
- 3. Digital logic probes
- 4. Waveform generators
- 5. Analog frequency meters
- 6. Tachometers
- 7. Temperature measurement and control
- 8. Infrared transmitters
- 9. Regulator & Taxi gas alarms etc.

IC 565

General Description

The Signetics SE/NE 560 series is monolithic phase locked loops. The SE/NE 560, 561, 562, 564, 565, & 567 differ mainly in operating frequency range, power supply requirements and frequency and bandwidth adjustment ranges. The device is available as 14 Pin DIP package and as 10-pin metal can package. Phase comparator or phase detector compare the frequency of input signal fs with frequency of VCO output fo and it generates a signal which is function of difference between the phase of input signal and phase of feedback signal which is basically a d.c voltage mixed with high frequency noise. LPF remove high frequency noise voltage. Output is error voltage. If control voltage of VCO is 0, then frequency is center frequency (fo) and mode is free running mode. Application of control voltage shifts the output frequency of VCO from fo to f. On application of error voltage, difference between fs & f tends to decrease and VCO is said to be locked. While in locked condition, the PLL tracks the changes of frequency of input signal.

Specifications

1. Operating frequency range: 0.001 Hz to 500 KHz

2. Operating voltage range : ± 6 to ± 12 V

3. Inputs level required for tracking: 10mV rms minimum to 3v (p-p)max.

4. Input impedance : 10 K_ typically

5. Output sink current: 1mA typically

6. Drift in VCO center frequency: 300 PPM/oC typically (fout) with temperature

7. Drif in VCO centre frequency with : 1.5%/V maximum supply voltage

8. Triangle wave amplitude : typically 2.4 VPP at \pm 6V

9. Square wave amplitude : typically 5.4 VPP at \pm 6V

10. Output source current: 10mA typically

11. Bandwidth adjustment range : $\langle \pm 1 \text{ to } \rangle \pm 60\%$

Center frequency fout = 1.2/4R1C1 Hz = free running frequency

 $FL = \pm 8 \text{ fout/V Hz}$

$$V = (+V) - (-V)$$

$$fc = \pm \frac{1}{2}$$

Applications

- 1. Frequency multiplier
- 2. Frequency shift keying (FSK) demodulator
- 3. FM detector

IC 566

General Description


The NE/SE 566 Function Generator is a voltage controlled oscillator of exceptional linearity with buffered square wave and triangle wave outputs. The frequency of oscillation is determined by an external resistor and capacitor and thvoltage applied to the control terminal. The oscillator can be programmed over a ten to one frequency range by proper selection of an external resistance and modulated over a ten to one range by the control voltage with exceptional linearity.

Maximum operating Voltage --- 26V Input voltage --- 3V (P-P) Storage Temperature --- -65oC to +150oC Operating temperature --- 0oC to +70oC for NE 566 -55oC to +125oC for SE 566 Power dissipation --- 300mv


Applications

- 1. Tone generators.
- 2. Frequency shift keying
- 3. FM Modulators
- 4. clock generators
- 5. signal generators
- 6. Function generator


PIN DIAGRAM-IC741



ADDER:



SUBTRACTOR:



L & D IC Applications Lab (20A04403P)

II B.Tech II SEM (ECE)

Exp. No:

ADDER, SUBTRACTOR&COMPARATOR

AIM: To Study the amplifications of IC 741 an op-amp such as an adder, subtractor and comparator circuits.

APPARATUS:

S.No	Name of the Item	Range	Quantity	
1	IC	741	1	
2	Resistors	10 kΩ	3	
		1kΩ	2	
3	RPS	(0-30)v	1	
4	FPS	+/- 12v	1	
5	Multimeter		1	
6	Bread Board		1	
7	Connecting wires		1	

PROCEDURE:

- 1. Circuit was connected as shown in figure.
- 2. Fixed power supply of +12v at pin7 and -12v at pin4 was applied.
- 3. Differential inputs were applied and measured the corresponding output voltage.
- 4. Output values are compared with theoretical value.

PRECAUTIONS:

- 1. Make null adjustment before applying the input signal.
- 2. Maintain proper Fpss levels.


Applications of adder and sub tractor:

- 1. Digital signal processing
- 2. Communication


Applications of comparator:

- 1. Zero crossing detector
- 2. Level detector
- 3. Time marker generator
- 4. Window detector

COMPARATOR:



EXPECTED WAVEFORMS FOR COMPARATOR:



|--|

II B.Tech II SEM (ECE)

TABULAR COLUMN:

ADDER

S.No	V1(volts)	V2(volts)	Practical voltage(v)	Theoretical voltage(v)

SUBTRACTOR:

S.No	V1(volts)	V2(volts)	Practical voltage(v)	Theoretical voltage(v)

COMPARATOR:

S.No	V1(volts)	V2(volts)	Practical voltage(v)	Theoretical voltage(v)

L & D IC Applications Lab (20A04403P)		II B.Tech II SEM (ECE)
RESULT:		
CONCLUSION:		
CONCEDEDION.		
VEMU INSTITUTE OF TECHNOLOGY	DEPT OF ECE	PAGE NO: 13

VIVA QUESTIONS:

1.Mension different amplifier configurations.

2 .Draw an Op- amp circuit whose output VO = V1 + V2 - V3 - V4.


3. Show that the o/p of an n-input inverting adder is V0 = -(Va + Vb + ... + Vn)

4. Draw the circuit of non-inverting adder with 3 inputs and find the o/p Voltage V0.

5. Applications of dder and subtractor.

CIRCUIT DIAGRAM:

Integrator



Design equations:

Integrator:

Choose $T = 2\pi R_f C_f$

Where T= Time period of the input signalAssume C_f and find R_f

Select $R_f = 100R_1$

$$V_{\mathfrak{R}(p-p)} = \frac{-1}{RC} \int_{\mathbb{R}}^{T/2} V_{((\mathbb{R}^{-p}))} dt$$

Integrator:

For T=1 msec

$$f_a = 1/T = 1 \text{ KHz}$$

$$f_a = 1 \text{ KHz} = 1/(2\pi R_f C_f)$$

Assuming $C_f = 1\mu_f$, R_f is found from $R_f = 1/(2\pi f_a C_f)$

$$R_f=100 \text{ K}\Omega$$

$$R_f = 100 R_1, R_1 = 10 K\Omega \Omega$$

L & D IC Applications Lab (20A04403P)

II B.Tech II SEM (ECE)

Exp. No: Date:

INTEGRATOR AND DIFFERENTIATOR

AIM: To design, construct and verify the response of

- a) Integrator using Op-amp IC741 for sine and square wave inputs at 1 KHz frequency.
- b) Differentiator using Op-amp IC741 for sine and square wave inputs at 1 KHz frequency

APPA RATUS REQUIRED:

S. No.	Equipment/Component	Specifications/Value	Quantity
1	IC	741	1
2	Resistors	10 kΩ	2
_		100kΩ	1
3	Regulated Power supply	(0-10)V	1
4	capacitor	0.1µf,0.01µf	1
5	Function Generator	(0 – 3MHz), 20V _{p-p}	
6	Cathode Ray Oscilloscope	20MHz	1
7	Connecting wires		As per required

PROCEDURE:

Integrator:


- 1. Connect the circuit as shown in figure:1
- 2. Apply the power supplies as $V_{CC} = +12V$ and $V_{EE} = -12V$.
- 3. Apply square wave input at 1KHz and 2Vp-p amplitude, choose the time period of the signal $T \ge R_F$ C_F
- 4. Observe integrator output at terminal V_o.
- 5. Plot the input and output waveforms.

Differentiator:

- 1. Connect the circuit as per the diagram shown in Fig.2
- 2. Apply a square wave/sine input of 4V(p-p) at 1KHz
- 3. Observe the output at pin 6
- 4. Draw the input and output waveforms as shown in Fig.

CIRCUIT DIAGRAM:

Differentiator



Design equations:

Select given frequency $f_a = 1/(2\pi R_f C_1)$, Assume C_1

and find R_f Select $f_b = 10 f_a 1/2\pi R_1 C_1$ and find

 R_1

From $R_1C_1 = R_fC_f$, find C_f

Differentiator Design:

For
$$T = 1$$
 msec
 $f = 1/T = 1$ KHz

$$f_a = 1 \text{ KHz} = 1/(2\pi R_f C_1)$$


Assuming C₁= $0.1\mu_f$, R_f is found from R_f= $1/(2\pi f_a C_1)$


$$R_f = 1 K\Omega$$

$$f_b = 10 \; f_a = 1/2\pi R_f C_1 \quad \text{for } C_1 = 0.1 \mu f; R_{comp=10} \; K\Omega \label{eq:fb}$$

MODEL WAVEFORMS:

Integrator





TABULAR COLUMN:

Integrator:			T	
	Input –Square v	wave	Output – Tria	ngular
	Amplitude (VP-P)	Time period	Amplitude (VP-P)	Time period
	(V)	(ms)	(V)	(ms)

ve	Output – cosine		
Amplitude (VP-P) Time period		Time period	
(ms)	(V)	(ms)	
	Time period	Time period Amplitude (VP-P)	

Differentiator


Amplitude (VP-P) (V)	Time period (ms)	Amplitude (VP-P) (V)	Time period (ms)
(V) (IIIS)			


Input -	-sine wave	Output - cosine		
Amplitude (VP-P) Time period		Amplitude (VP-P)	Time period	
(V) (ms)		(V) (ms)		

PRECAUTIONS:

- 1. Connections should be made properly.
- 2. Avoid loose connections.

MODEL WAVEFORMS:





Differentiator

L & D IC Applications Lab (20A04403P)		II B.Tech II SEM (ECE)
RESULT:		
CONCLUSION:		
VIEW OF THE CONTROL O	DEDE OF TOT	D. 600.00
VEMU INSTITUTE OF TECHNOLOGY	DEPT OF ECE	PAGE NO: 21

L & D IC Applications Lab (20A04403P)

II B.Tech II SEM (ECE)

VIVA QUESTIONS:

1. What is integrator and write the expression for output of integrator?


2. What is differentiator and write the expression for output of differentiator?

3. What is the output of ideal integrator & differentiator for unit step input?


4. Write the applications of integrator & differentiator in communication?

5. Compare integrator & differentiator.

LOW PASS FILTER (FIRST ORDER)



FREQUENCY RESPONSE:



L	& D	IC	Applica	tions	Lab	(20A04403P))
---	-----	----	----------------	-------	-----	-------------	---

II B.Tech II SEM (ECE)

Exp. No: Date:

<u>ACTIVE FILTER - (LPF&HPF First Order)</u>

AIM: To design assemble and test the first order butter worth low pass filter and high pass filter.

APPARATUS:


S.NO	NAME OF THE ITEM	RANGE	QUANTITY
1	IC	741	1
2	Pagistars	10kΩ,	1
2	Resistors	1kΩ	1
3	Capacitors	0.01µf	1
4	Function Generator	1Mhz	1
5	CRO	20Mhz	1
6	Bread Board		1
7	Fixed Power Supply		1

PROCEDURE:


LPF&HPF First Order:

- 1. Connections are made as per the circuit diagram.
- 2. Apply sinusoidal wave of constant amplitude as the input such that op-amp does not go into saturation.
- 3. Vary the input frequency and note down the output amplitude at each step
- 4. Plot the frequency response.

HIGH PASS FILTER (FIRST ORDER)



FREQUENCY RESPONSE:



L & D IC Applications Lab (20A04403P)

II B.Tech II SEM (ECE)

TABULAR COLUMN: LPF

Frequency(HZ)	O/P Voltage Vo(p-p)	Gain magnitude,	Magnitude (dB) = 20log vo/vi

HPF

L & D IC Applications Lab (20A04403P)

II B.Tech II SEM (ECE)

Frequency(HZ)	O/P Voltage Vo(p-p)	Gain magnitude,	Magnitude (dB) = $20\log v_0/v_i $

Applications of filters:

1. In communications systems, use filters to suppress noise, to isolate a single communication from many channels, to prevent spillover of adjacent bands, and to recover the original

VEMU INSTITUTE OF TECHNOLOGY

DEPT OF ECE

PAGE NO: 27

II B.Tech II SEM (ECE)

message signal from modulated signals.

- 2. In instrumentation systems, engineers use filters to select desired frequency components or eliminate undesired ones. In addition, we can use these filters to limit the bandwidth of analog signals before converting them to digital signals. You also need these filters to convert the digital signals back to analog representations.
- 3. In audio systems, engineers use filters in crossover networks to send different frequencies to different speakers. In the music industry, record and playback applications require fine control of frequency components.
- 4. In biomedical systems, filters are used to interface physiological sensors with data logging and diagnostic equipment.

RESULT:

CONCLUSION:

VIVA QUESTIONS:

1. List the advantages of active filters over passive filter.

L & D IC Applications Lab (20A04403P)	II B.Tech II SEM (ECE)
2. Derive fh of second order LPF.	
3. Draw the frequency response for ideal and practical of all types of filter	S.
4. Design a first order low pass filter for 2 KHz frequency.	
5. What are the applications of LPF and HPF?	

CIRCUIT DIAGRAM:

Square wave generator:

II B.Tech II SEM (ECE)




Figure 1

Triangular wave generator:




Figure 2

Exp. No: Date:

WAVEFORM GENERATORS

VEMU INSTITUTE OF TECHNOLOGY

DEPT OF ECE

PAGE NO: 30

AIM: To generate square wave and triangular wave form by using 741 OPAMPs.

APPARATUS:

S. No.	Equipment/Component name	Specifications/Value	Quantity
1	IC	741	2
2	Resistors	10kΩ	4
		2.2kΩ	2
3	Consister	0.01µF	1
	Capacitor	0.1μF	1
4	Regulated Power supply	(0-30)V	1
5	Cathode Ray Oscilloscope	20MHz	1
6	Connecting wires		-
7	Bread board trainer		1

PROCEDURE:

Square wave generator:

- 1. Connect the circuit as shown in figure:1
- 2. Apply the power supplies as $V_{CC} = +12V$ and $V_{EE} = -12V$.
- 3. Observe the square waveform at the output terminal V_{O1} .
- 4. Measure the frequency of the oscillations.
- 5. Compare the Theoretical and Practical frequency values.
- 6. Plot the output waveform.

Triangular wave generator:

- 1. Connect the circuit as shown in figure:2
- 2. Apply the power supplies $V_{CC} = +12V$ and $V_{EE} = -12V$.
- 3. Observe the square waveform at the output terminal V_{O2} .
- 4. Measure the frequency of the oscillations.
- 5. Compare the Theoretical and Practical frequency values.
- 6. Plot the output waveform.

CALCULATIONS:


$$frequency = \frac{1}{T}$$

II B.Tech II SEM (ECE)

Where T is the time period

T =
$$2RC\left(\ln\left(\frac{1+\beta}{1-\beta}\right)\right)$$
 where R=R_f
Where, $\beta = \frac{R2}{R1+R2}$

MODEL WAVE FORMS:



TABULAR COLUMN:

	The	4:1			Prac	ctical		
S.	1 nec	oretical	5	Square wave		Tri	iangular wav	e
No.	Time period T (ms)	Frequency F (KHz)	Time period T (ms)	Frequency F (KHz)	output voltage V ₀ (V)	Time period T (ms)	Frequency F (KHz)	output voltage V ₀ (V)

L & D IC Applications Lab (20A04403P)	II B.Tec	h II SEM (ECE)
RESULT:		
<u>CONCLUSION</u> :		
<u>VIVA QUESTIONS:</u>		
VEMU INSTITUTE OF TECHNOLOGY	DEPT OF ECE	PAGE NO: 33

II B.Tech II SEM (ECE)

1. What are the different types of function generators IC"s?

2. What type of output waveforms is obtained from function generator?


3. What is the advantage of using OP-AMP as an oscillator?

4. Why do we call sine to square wave converter as zero crossing detectors?


5. What are the applications of function generator?

PIN DIAGRAM - IC 555:

II B.Tech II SEM (ECE)



CIRCUIT DIAGRAM:



Exp. No: Date:

VEMU INSTITUTE OF TECHNOLOGY DEPT OF ECE PAGE NO: 35

MONOSTABLE MULTIVIBRATOR

AIM: To design and verify the performance of 555 timer under the monostable multivibrator.

APPARATUS:

S.NO	NAME OF THE ITEM	RANGE	QUANTITY
1	IC	555	1
2	Desistans	4.7kΩ	1
2	Resistors	10kΩ	1
2	Comparitorna	0.1 μF	1
3	Capacitors	0.01 μF	2
4	Function Generator	1Mhz	1
5	CRO	20Mhz	1
6	Bread Board		1
7	Fixed Power Supply	(0-30V)	1


DESIGN PROBLEMS:

- 1. design a monostable circuit with T high=12ms
- 2. design a monostable circuit with T low=12ms

PROCEDURE:

- 1. Connect the circuit using the component values as obtained in part 4.
- 2. Apply trigger input with amplitude of 5 volt and at a frequency of 1 KHz and observe the output waveform.
- 3. Observe and sketch the capacitor voltage waveform (pin 6) and output waveform (pin 3).
- 4. Measure the pulse width of the output waveform and compare with theoretical pulse width.
- 5. Draw graphs for output waveforms.

EXPECTED WAVEFORMS:



OBSERVATION TABLE:

S.No	Theoritical value of o/p pulse width (in m.sec). $tp = 1.1 \ RC$	Practical value of output pulse width(in m.sec)

Observations:

Trigger input

Amplitude = Time period =

Square wave Output signal

Amplitude = Time period =

Triangle wave Output signal

Amplitude = Time period =

VEMU INSTITUTE OF TECHNOLOGY DEPT OF ECE PAGE NO: 37

L & D IC Applications Lab (20A04403	SP)	II B.Tech II SEM (ECE)
Applications:1. Frequency divider2. Pulse width modulation3. Linear ramp generator4. Missing pulse detector		
RESULT:		
CONCLUSION:		
VEMU INSTITUTE OF TECHNOLOGY	DEPT OF ECE	PAGE NO: 38

VIVA QUESTIONS:


- 1. List the important features of the 555 Timer.
- 2. What is the function of control input (pin5) of 555 timers?
- 3. List the applications of 555 timers in Monostable mode.

4. Why do we use negative trigger for Monostable operation?


5 . Explain the trigger circuit used for Monostable multivibrator?

CIRCUIT DIAGRAM:

ASTABLE MULTIVIBRATOR



PIN DIAGRAM:



II B.Tech II SEM (ECE)

Exp. No:

ASTABLE MULTIVIBRATOR

<u>AIM</u>: to compare the obtained output frequency and %Duty cycle with the To design a Astable circuit for a given frequency Duty cycle and gien frequency and %Duty cycle by using IC 555 timer.

APPARATUS REQUIRED:

:

S. No.	Equipment/Component	Specifications/Value	Quantity
1	FPS	0-5V	1
2	Dual Trace Oscilloscope	(30 MHz)	1
3	IC 555 timer.		1
4	Bread board		1
5	Resistors	6.8 kΩ	2
6	Capacitors	0.1 μF	1
	Cupucitors	0.01 μF	1

PROCEDURE:

- 1. Check the components.
- 2. Setup the symmetric astable multivibrator circuit on the breadboard and check the connections.
- 3. Switch on the power supply.
- 4. Observe output and capacitor voltage on different channels of the oscilloscope simultaneously.
- 5. Draw the waveforms on the graph.
- 6. Measure the frequency of oscillation and duty cycle.
- 7. Repeat the procedures for asymmetric astable multivibrator.

PRECAUTIONS:

- 1) Keep current knob of power supply in maximum position.
- 2) Check the op amp before connections.
- 3) Avoid loose contacts.
- 4) Avoid parallax error while observing output in CRO.

OBSERVATION TABLE:

S.NO		Theoret	ical Value	S			Pract	ical Value	S	
	t。 (m.sec)	t₄ (m.sec)	T (m.sec)	f (in Hz)	D	t _c (m.sec)	t₄ (m.sec)	T (m.sec)	F (inHz)	D

DESIGN PROCEDURE:

 $T = 0.69 (R_A + 2R_B) C \text{ or } f = 1.44 / \{(R_A + 2R_B) C\}, \text{ Here } T = T_1 + T_2$

 $T1 = 0.69(R_A + R_B)C$ (charging)


 $T2 = 0.69(R_B)C$ (discharging)

Let T_1 = 1ms; T_2 = 0.5ms; C = 0.1 Mf, 0.69 R_B C = 0.5ms

 $R_B = 7.2 \text{ K}\Omega = 6.8 \text{K}\Omega \text{ (std)}, 0.69 \text{ (}R_A + R_B)\text{ C} = 1 \text{ms}$

 $R_A+R_B=14.49~K\Omega,~R_A=14.49\text{-}~R_B,~R_A=7.2~K\Omega=6.8K\Omega$

MODELWAVEFORM:



L & D IC Applications Lab (20A04403P)		II B.Tech II SEM (ECE)
RESULT:		
CONCLUSION:		
<u>CONCLUSION</u>		
VIVA QUESTIONS: 1). What is difference between oscillator and M	Aultivibratort?	
2). How many stable states are present in a Asta	able multivibrator circuit?	
3) Write the expression for frequency and % Du	ty cycle in a Astable multivi	ibrator circuit?
VEMU INSTITUTE OF TECHNOLOGY	DEPT OF ECE	PAGE NO: 43

L & D IC Applications Lab (20A04403P)	II B.Tech II SEM (ECE)
4) Write any three applications of a Astable multivibrator circuit?	
5) Can a Astable multivibrator circuit be used to produce Sinusoidal wa	nveforms. Why?

CIRCUIT DIAGRAM

SCHMITT TRIGGER




Fig: Circuit diagram of schmitt trigger using IC 741

WAVE FORMS OF SCHMITTH TRIGGER:




Fig: Expected input and output waveforms of Schmitt trigge

L & D IC Applications Lab (20A04403

II B.Tech II SEM (ECE)

Exp. No: Date:

SCHMITT TRIGGER

AIM: To construct and study the Schmitt Trigger using IC741 and IC 555 Operational Amplifiers

APPARATUS:

S.NO	NAME OF THE ITEM	RANGE	QUANTITY
1	IC	741	1
2	Resistors	10 ΚΩ	1
	Resistors	1kΩ	2
3	Function Generator	1Mhz	1
4	CRO	20Mhz	1
5	Bread Board	-	1
6	Fixed Power Supply	(0-30V)	1

PROCEDURE:

- 1. Connect the circuit as shown Fig.
- 2. Set Function Generator output for sine wave signal of Amplitude at 1V(p-p) & frequency 1KHz.
- 3. Set R1 and R2 values at fixed positions and note down the values in tabular column.


 Calculate theoretical values of Vut and Vlt and note down the values in tabular column.

 (+Vsat = 14V,- Vsat = -14V).
- 4. Apply Function Generator output at input terminals Vi, connect C.R.O- CH2 at output terminals Vo, C.R.O-CH1 at input terminals Vi.
- 5. Observe square wave output on C.R.O for the given input sine wave & compare them with the sample waveform as shown in fig.2.
- 6. Note down the practical Vut, Vlt and VH values in tabular column.
- 7. Compare the theoretical and practical values of Vut, Vlt and VH

II B.Tech II SEM (ECE)

Hysterisis Graph

Vo versus Vin plot of Hysterisis Voltage



TABULAR COLUMN:

	Theoretical Values				Pract valt	
S.No	R ₁	R ₂	$V_{ut} = \frac{R_1}{R_1 + R_2} (+ V_{zat})$	$V_{lt} = \frac{R_1}{R_1 + R_2} (-V_{zat})$	V _{ut}	Vit
.1						
2						
3						

Observations for Schmitt trigger using IC 741:

Input signal

Amplitude = Time period =

Output signal

Amplitude = Time period =

Applications:

- 1. on/off controllers
- 2. Used as a comparator

L & D IC Applications Lab (20A04403P)		II B.Tech II SEM (ECE)
RESULT:		
CONCLUCION.		
CONCLUSION:		
VEMU INSTITUTE OF TECHNOLOGY	DEPT OF ECE	PAGE NO: 48

II B.Tech II SEM (ECE)

VIVA QUESTIONS:


- 1. How can a comparator be converted to Schmitt trigger
- 2. What do you mean by the Phenomenon hysteresis or backlash?
- 3. Why do we call Schmitt trigger as square wave generator.
- 4. What are the applications of Schmitt trigger?
- 5. Design a Schmitt trigger with an UTP = 3V and LTP=5V and an input voltage of 10v.

L & D IC Applications Lab	(20A04403P)
---------------------------	-------------

II B.Tech II SEM (ECE)

PART-II DIGITAL IC EXPERIMENTS

PIN DIAGRAM:



Truth Table: -

	INPUTS				3					OUT	PUTS		
	ENABL	ES			П								
G1	G2A	G2B	C	В	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	1	X	X	X	X	1	1	1	1	1	1	1	1
X	X	1	X	X	X	1	1	1	1	1	1	1	1
0	X	X	X	X	X	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	1	1	1	1	1	1	1
1	0	0	0	0	1	1	0	1	1	1	1	1	1
1	0	0	0	1	0	1	1	0	1	1	1	1	1
1	0	0	0	1	1	1	1	1	0	1	1	1	1
1	0	0	1	0	0	1	1	1	1	0	1	1	1
1	0	0	1	0	1	1	1	1	1	1	0	1	1
1	0	0	1	1	0	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0

L	& D	IC	Applic	ations	Lab	(20A04403]	P)
---	-----	----	--------	--------	-----	------------	----

II B.Tech II SEM (ECE)

Exp. No: Date:

3 TO 8 DECODER-74LS138

AIM: To verify operation of the 3 to 8 decoder using IC 74138.

APPARATUS:

S.NO	APPARATUS	IC NUMBER	QUANTITY
1	IC	74LS138	1
2	Digital IC Trainer Kit		1
3	Patch cards		REQUIRED
4	Fixed Power Supply	(0-5v)	1


THEORY:

A decoder is a combinational circuit that connects the binary information from 'n' input lines to a maximum of 2 n unique output lines .The IC 74138 accepts three binary inputs and when enable provides 8 individual active low outputs. The device has 3 enable inputs .Two active low and one active high.

PROCEDURE:-

- 1. Make the connections as per the circuit diagram.
- 2. Change the values of G1, G2A, G2B, A, B, and C, using switches.
- 3. Observe status of Y0, to Y7 on LED's.
- 4. Verify the truth table.

LOGIC DIAGRAM:



L & D IC Applications Lab (20A04403P)		II B.Tech II SEM (ECE)
RESULT:-		
CONCLUSION:		
VEMU INSTITUTE OF TECHNOLOGY	DEPT OF ECE	PAGE NO: 54

II B.Tech II SEM (ECE)

VIVA QUESTIONS:

1. What do you understand by decoder?


2. What is de-multiplexer?

3. What do you understand by encoder?

4. What is the main difference between decoder and demultiplexer?

5. Why Binary is different from Gray code?

LOGIC DIAGRAM:



TRUTH TABLE:

Comparing Inputs			Cascading Inputs			Outputs			
A3, B3	A2, B2	A1, B1	A0, B0	A > B	$\mathbf{A} \leq \mathbf{B}$	$\mathbf{A} = \mathbf{B}$	A > B	$\mathbf{A} \leq \mathbf{B}$	A = B
A3 > B3	Х	Х	Х	Х	Х	Х	Н	L	L
A3 ≤ B3	Х	Х	Х	Х	Х	X	L	H	L
A3 = B3	A2 > B2	Х	Х	Х	X	X	Н	L	L
A3 = B3	A2 < B2	X	X	X	X	X	L	Н	L
A3 = B3	A2 = B2	A1 > B1	X	X	X	X	Н	L	L
A3 = B3	A2 = B2	A1 ≤ B1	Х	Х	X	X	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	Н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	L	Н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	L	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	Н	L	L	Н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	X	X	Н	L	L	Н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	Н	H	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	Н	H	L

L & D IC Applications Lab (20A04403P)	II B.Tech II SEM (ECE)
---------------------------------------	------------------------

Exp. I	No:	Date:
EAP. 1	10.	Jaic.

4 - BIT COMPARATOR 74LS85

AIM:- To study the operation of 4-bit Magnitude Comparator using Ic7485.


APPARATUS: -

S.NO	APPARATUS	RANGE	QUANTITY
1	IC	74LS85	1
2	Digital IC Trainer Kit		1
3	Patch cards		REQUIRED
4	Fixed Power Supply	(0-5v)	1

PROCEDURE:

- 1. Do the connection as per block diagram shown below and switch ON the power supply.
- 2. Give step by step inputs to A & B of comparator starting from MSB (A3 and B3).
- 3. Initially just observe the comparison between inputs A & B inputs and ignore the cascading inputs.
- 4. Once all possible combinations for A & B inputs are over then apply cascading inputs as per function table. Observe the outputs of comparator and verify it with function table.
- 5. Cascading inputs are used to increase the input line capacity of comparator.

LOGIC DIAGRAM CONNECTIONS:



L & D IC Applications Lab (20A04403P)		II B.Tech II SEM (ECE)
RESULT:-		
NEGOLI.		
CONCLUCION.		
CONCLUSION:		
VEMU INSTITUTE OF TECHNOLOGY	DEPT OF ECE	PAGE NO: 59

VIVA QUESTIONS:

1. What is a comparator?

2. What are the applications of comparator?


3. Derive the Boolean expressions of one bit comparator and two bit comparators.

4. How do you realize a higher magnitude comparator using lower bit comparator

5. Design a 2 bit comparator using a single Logic gates?

74LS151 MULTIPLEXER:


LOGIC SYMBOL



TRUTH TABLE

Inputs				Outputs	
Select			Strobe	v	w
С	В	Α	s	'	**
X	X	X	Н	L	Н
L	L	L	L	D0	D0
L	L	Н	L	D1	D1
L	Н	L	L	D2	D2
L	Н	Н	L	D3	D3
Н	L	L	L	D4	D4
Н	L	Н	L	D5	D5
Н	Н	L	L	D6	D6
Н	Н	Н	L	D7	D7

H = HIGH Level
L = LOW Level
X = Don't Care
D0, D1...D7 = the level of the respective D input



II B.Tech II SEM (ECE)

Exp. No: Date:

8X1 MULTIPLEXER-74X151 & 2X4 DEMULTIPLEXER-74X155

AIM: To construct multiplexer and de-multiplexer circuits using IC-74X151 and IC-74X155 respectively.

APPARATUS REQUIRED:

S.NO	APPARATUS	RANGE	QUANTITY
1	IC	74151	1
-		74155	1
2	Digital IC Trainer Kit		1
3	Patch cards		REQUIRED
4	Fixed Power Supply	(0-5v)	1

THEORY:

The multiplexers contains full on-chip decoding unit to select desired data source. The 74151 selects one-of-eight data sources. It has a enable input which must be at a LOW logic level to enable these devices. These perform parallel-to-serial conversion. The 74150 selects one-of sixteen data sources.

The 74155 sends the data source to one of four data destinations. It has a enable input which must be at a LOW logic level to enable these devices.


The binary decoder with enable input connected to data line known as De multiplexer.

PROCEDURE:

- 1. Connections are made as per the logic diagram.
- 2. Apply +5V for Vcc & 0V for GND
- 3. Outputs will be verified for different combinations of inputs.

2X4 DEMULTIPLEXER:

PIN DIAGRAM




•

FUNCTIONAL TABLE

Inputs		Outputs					
Sel	ect	Strobe	Data				
В	Α	G2	C2	2Y0	2Y1	2Y2	2Y3
Х	Х	Н	х	Н	н	н	Н
L	L	L	L	L	н	н	Н
L	н	L	L	н	L	н	н
н	L	L	L	н	н	L	Н
н	н	L	L	н	н	н	L
Х	X	X	н	н	н	н	Н

LOGIC DIAGRAM FOR 2X4 DEMUX



VEMU INSTITUTE OF TECHNOLOGY

DEPT OF ECE

PAGE NO: 63

L & D IC Applications Lab (20A04403P)	II	II B.Tech II SEM (ECE)		
RESULT:				
CONCLUSION:				
CONCEOSION:				
VEMU INSTITUTE OF TECHNOLOGY	DEPT OF ECE	PAGE NO: 64		

VIVA QUESTIONS:

1. What are the different methods to obtain minimal expression?


2. What is a Min term and Max term?

3. State the difference between SOP and POS?

4. How do you realize a given function using multiplexer?

5. What is a multiplexer?

D-Flip -Flop:



D-flip-flop using Nand gates:

S'	R'	CLOCK	D	Q	Q'	COMMENT
0	0	X	X	1	1	Race
О	1	X	X	1	O	Set
1	0	X	X	O	1	Reset
1	1	. 2	1	1	O	Data Transfer
1	1	1	0	0	1	Data Transfer

TRUTH TABLE:

S'	R'	CLOCK	D	Q	Q'	COMMENT
0	0	X	X	1	1	Race
0	1	X	X	1	O	Set
1	0	X	X	o	1	Reset
1	1		1	1	O	Data Transfer
1	1	T	O	0	1	Data Transfer

L	&	D	IC	Ap	plications	Lab	(20A04403P))
---	---	---	----	----	------------	-----	-------------	---

II B.Tech II SEM (ECE)

Exp. No: Date:

D, JK FLIP FLOPS

AIM: To verify the truth table of D, JK Flip Flops

APPARATUS:-

S.NO	APPARATUS	RANGE	QUANTITY
1	IC	7474,7476	1
2	Digital IC Trainer Kit		1
3	Patch cards		REQUIRED
4	Fixed Power Supply	(0-5v)	1


PROCEDURE:

D Flip-Flop:

- 1. Do the connection for T Flip-Flop as shown in above.
- 2. Connect PR to PRESET, CRto CLEAR and T terminals to the logic input switch.
- 3. Connect the CLK of T Flip-Flop to CLOCK terminal.
- 4. Connect Q and /Q terminals to LED indicators in O/P LED section.
- 5. Set the PR, CR, CLK and T Signals by means of the switches as per the truth table of T flipflop given Above and verify the Q and /Q outputs.

J-K Flip-Flop:

- 1. Connect PR to **PRESET**, CR to **CLEAR** and J and K terminals to the logic inputSwitches
- 2. Connect CLK of JK flip-flop to Clock terminal.
- 3. Connect Q and /Q terminals to LED indicators in O/P section.
- 4. Set the PR, CR, CLK, J and K Signals by means of the switches as per the truth table of JK flip-flop given above and verify the Q and /Q outputs by changing possible input condition



TRUTH TABLE FOR JK-FLIP FLOP (IC 7476); -

SD	CD			TV.	OUTPUTS	
Preset	Clear	Clock	J	K	Q	Q
L	H	Х	X	X	Н	L
H	L	X	X	X	L	Н
L	L	X	Х	X	H*	H*
Н	Н	+	L	L	Q_0	\bar{Q}_0
H	H	+	H	L	H	L
Н	Н	+	L	Н	L	Н
H	H	+	H	Н	TOGGLE	
Н	Н	Н	X	X	\mathbf{Q}_0	Q ₀

*Unstable condition. It will not remain after C_n and Pn inputs return to their inactive (high) state

L & D IC Applications Lab (20A04403P)	II	B.Tech II SEM (ECE)
RESULT:		
CONCLUSION:		
<u>GONGEODION:</u>		
VEMU INSTITUTE OF TECHNOLOGY	DEPT OF ECE	PAGE NO: 69

L & D IC Applications Lab (20A04403P)

II B.Tech II SEM (ECE)

VIVA QUESTIONS:

1. What is flip-flop?

2. How many types of flip-flop are used?

3. What are the characteristic equation for T flip-flop?


4. What is full form of T flip-flop?

5. Which Gates are used in SR flip flops to a JK flip-flop?

II B.Tech II Sem

DECADE COUNTER 74LS90

PIN DIAGRAM:-



1) BCD Count sequence when O/P QA is connected to input B for BCD count.

Count	Outputs					
Count	QD	QC	QB	QA		
0	L	L	L	L		
1	L	L	L	Н		
2	L	L	H	L		
3	L	L	H	н		
4	L	н	L	L		
5	L	н	L	н		
6	L	Н	H	L		
7	L	H	H	Н		
8	н	L	L	L		
9	н	L	L	н		

2) BCD Count sequence when O/P QD is connected to input A for Bi-quinary count

Count	Outputs					
Count	QA	QD	Оc	СB		
0	L	L	L	L		
1	L	L	L	н		
2	L	L	Н	L		
3	L	L	Н	Н		
4	L	Н	L	L		
5	Н	L	L	L		
6	Н	L	L	н		
7	н	L	н	L		
8	н	L	н	н		
9	Н	Н	L	L		

Li	near	and	Digital	IC A	pplicat	tions	Lab
----	------	-----	----------------	------	---------	-------	-----

II B.Tech II Sem

Exp. No:

DECADE COUNTER 74LS90

AIM: To construct and verify the working of a single digit decade counter using IC 7490. **APPARATUS:**

S.NO	APPARATUS	RANGE	QUANTITY
1	IC	IC74LS90	1
2	Digital IC Trainer Kit		1
3	Patch card		REQUIRED
4	Fixed Power Supply	(0-5v)	1

THEORY:

The 7490 monolithic counter contains four master slave flip-flops and additional gating to provide a divide-by two counter and a three-stage binary counter for which the count cycle length is divide-by-five.

The counter has a gated zero reset and also has gated set to nine inputs for used in BCD nine's complement applications.

To use the maximum count length (decade or four-bit binary), the B input is connected to the QA output. The input count pulses are applied to input A and the outputs are as described in the appropriate Function Table.

A symmetrical divide-by-ten count can be obtained from the counters by connecting the QD output to the A input and applying the input count to the B input which gives a divide by- ten square wave at output QA.


RESET/ COUNT function table

Reset Inputs					Out	puts	
R0(1)	R0(2)	R9(1)	R9(2)	QD	Qc	QB	QA
н	Н	L	X	L	L	L	L
н	Н	X	L	L	L	L	L
X	×	Н	Н	Н	L	L	Н
X	L	X	L	COUNT			
L	X	L	X	COUNT			
L	×	X	L	COUNT			
X	L	L	X		COL	JNT	

H = HIGH Level

L = LOW Level

X = Don't Care




PROCEDURE:

- 1. Do the connection as shown in block diagram above and switch ON the power supply.
- 2. Provide the proper logic inputs to R0 (1), R0 (2), RG (1) and RG (2) by referring its RESET/COUNT function table.
- 3. Now provide Clock pulse one at a time by pressing Clock switch & observe the led indication at O/P section. It should be as shown in table.

SR NO	CLOCK		OUTF	PUTS	
	PULSES	QD	QC	QB	QA
1	1	0	0	0	0
2	2	0	0	0	1
3	3	0	0	1	0
4	4	0	0	1	1
5	5	0	1	0	0
6	6	0	1	0	1
7	7	0	1	1	0
8	8	0	1	1	1
9	9	1	0	0	0
10	10	1	0	0	1

4. Once the count reached to 1001 counter resets to 0000. That means it count10 clock pulses and counter advances its counts by ten. The 7490 can be configured in following mode also.




- 5. Do the connection as shown in block diagram above
- 6. Provide the proper logic inputs to R0 (1), R0 (2), RG (1) and RG (2) by referring its RESET/ COUNT function table.
- 7. Now provide Clock pulse one at a time by pressing Clock switch & observe the LED Indication at O/P section. It should be as shown in table.

II B.Tech II Sem

SR NO	CLOCK	OUTPUTS				
	PULSES	QA	QD	QC	QB	
1	1	0	0	0	1	
2	2	0	0	1	0	
3	3	0	0	1	1	
4	4	0	1	0	0	
5	5	1	0	0	0	
6	6	1	0	0	1	
7	7	1	0	1	0	
8	8	1	0	1	1	
9	9	1	1	0	0	
10	10	0	0	0	0	

8. In this case counter output is not in sequence as in earlier case. Once the count reached to 1100 counter resets to 0000. That means it count 10 clock pulses.

WAVE FORMS:



Linear and Digital IC Applications Lab	II B.Tech II Sem
RESULT:	
KESOLT:	
CONCLUSION:	
DEPT OF ECE	

II B.Tech II Sem

VIVA QUESTIONS:

			_					_
1	Datina	~~~~	mention	~ ~ ~	~ 1	: ~ ~ 4		
	Deline	connier	meniion	Some	anni	าตาม	m 1	1
		counter,	11101111011	SOIL	uppi	ıvuı	1011	•

2. What is the difference between ring counter and Johnson counter?

3. What is the other name for decade counter?


4. How many states are there in decade counter?

5. How many flip-flops are needed for a decade counter?

II B.Tech II Sem

UNIVERSAL SHIFT REGISTER

PIN DIAGRAM of 74194



TRUTH TABLE

	INPUTS								OUT	PUS			
CLEAR	R MODE		CLOCK		RIAL		PARA	LLEL		QA	QB	QC	QD
	\$1	\$0	CLOUK	LEFT	RIGHT	Α	В	C	D	QA.	46	QC.	QD.
L	X	X	X	X	Χ	X	Χ	Χ	X	L	L	L	L
Н	Х	Х	l	Х	Х	X	Х	Х	Х	QAD	QB0	QCO	QD0
Ξ	Н	Ξ	<u></u>	χ	Χ	æ	b	c	d	a	b	С	d
Н	L	Н	۲,	Х	Н	X	Х	Х	Х	Н	QAn	QBn	QCn
Н	L	Н	7	Х	L	X	Χ	Χ	X	L	QAn	QBn	QCn
Ξ	Н	L		Н	Х	Χ	Χ	Χ	Χ	QBn	QCn	QDn	Н
Н	Н	L	7	L	Χ	Χ	χ	χ	χ	QBn	QCn	QDn	L
Н	L	L	X	Х	Х	Х	χ	χ	Х	QA0	QB0	QC0	QD0

X: Don't Care : Don't Care

a ~d : The level of steady state input votage at input A ~ D respactively

QA0 - QD0 : No charge

QAn - QDn The level of QA, QB, QC, respectively, before the mst recent positive transition of the clock.

II B.Tech II Sem

Exp. No: Date:

UNIVERSAL SHIFT REGISTER-74LS194

<u>AIM</u>: - To study the following applications of the Universal shift register using IC 74194.

- a. Left Shift Register
- b. PIPO mode
- c. Right Shift Register

APPARATUS:-


S.NO	APPARATUS	RANGE	QUANTITY
1	IC	IC74LS194	1
2	Digital IC Trainer Kit		
3	Patch card		REQUIRED
4	Fixed Power Supply	(0-5v)	1

PROCEDURE:


a) Left Shift Register

- 1. Do the connection as per Right Shift register.
- 2. Set S1 = '1', S0 = '0', SL = '1' and SR = X. Connect Clear of Shift Register to CLEAR terminal.
- 3. Connect outputs QA to QD of reg. to LED indicators.
- 4. Switch on the power supply. All Led indicators are in OFF positions.
- 5. Now give clock signal to Shift register by CLOCK terminal and observe the LED indication. The led indication should follow the sequence as shown in table
- 6. From the above function table we can conclude that this register work as Left shift register as it shifts '1' towards left by one position at every clock pulse.
- 7. To start the counting again or to reset the register press CLEAR.

II B.Tech II Sem



PIN DIAGRAM OF PIPO mode:



PROCEDURE:

b) PIPO mode


- 1. Do the connection as shown in block diagram above.
- 2. Set ABCD = 1010 using logic switches. Set S1 = S0 = '1' or Logic HIGH, connect Clear of Shift reg. to CLEAR terminal
- 3. Connect outputs QA to QD of reg. to LED indicators.
- 4. Switch on the power supply. All Led indicators are in OFF positions.
- 5. Now give clock signal to Shift register by CLOCK terminal, as soon as clock is reached to Reg. led indicators will show 1010, which is the input we have set for register.
- 6. Now change the data at input side using I/P switches & press clock switch, LED Indication now displays the new data. It means this shift register works as parallel in parallel out under clock signal control.

c) Right Shit Register

- 1. Do the connection as per block diagram shown below,
- 2. Set S1 = '0', S0 = '1', SL = X, SR = '1'. Connect Clear of Shift Reg. to CLEAR

 Terminal
- 3. Connect outputs QA to QD of reg. to LED indicators.
- 4. Switch on the power supply. All Led indicators are in OFF positions.
- 5. Now give clock signal to Shift register by CLOCK terminal and observe the LED indication. The led indication should follow the sequence as shown in table.
- 6. From the above function table we can conclude that this register work as right shift register as it shifts '1' towards right by one position at every clock pulse.
- 7. To start the counting again or to reset the register press CLEAR.

PIN DIAGRAM OF RIGHT SHIFT REGISTER



TRUTH TABLE:

RIGHT SHIFT REGISTER

SR	CLOCK	QA	Qв	Qc	QD	O/P
1	0	0	0	0	0	0
2	1	1	0	0	0	8
3	2	1	1	0	0	12
4	3	1	1	1	0	14
5	4	1	1	1	1	15

LEFT SHIFT REGISTER

SR	CLOCK	Qa(msb)	Qв	Qc	QD	O/P in DEC
1	0	0	0	0	0	0
2	1	1	0	0	1	1
3	2	1	0	1	1	3
4	3	1	1	1	1	7
5	4	1	1	1	1	15


Linear and Digital IC Applications Lab	II B.Tech II Sem
RESULT:-	
CONCLUSION:	
DEPT OF ECE	

Linear and Digital IC Applications Lab II B.Tech II Sem **VIVA QUESTIONS:** 1. What do you mean by shift register? 2.Explain the operation of a left shift register & a right shift register? 3. What is the difference between a register and shift register? 4. What is meant by universal shift register? **5.** Explain the various modes in which the data can be entered or taken out from a register?


Linear and Digital IC Applications Lab	II B.Tech II Sem
Additional Experime	ents
DEPT OF ECE	

CIRCUIT DIAGRAM:

R- 2R LADDER TYPE DAC:



EXPECTED GRAPHS (TRANSFER CHARACTERISTICS):



Exp. No: Date:

4-BIT DAC USING OP-AMP

AIM: To design and simulate the 4-bit DAC using R-2R ladder type technique and also by using Binary To method by using OP AMP with multisim software.

APPA RATUS REQUIRED:

S. No.	Equipment/Component	Specifications/Value	Quantity
1	IC	741	1
2	Resistors	10 kΩ	3
_		22kΩ	6
3	Regulated Power supply	(0-10)V	1
4	Function Generator	$(0-3MHz), 20V_{p-p}$	
5	Cathode Ray Oscilloscope	20MHz	1
6	Connecting wires		-

PROCEDURE:

- 1. Connect the circuit as per the circuit diagram.
- 2. Apply proper biasing voltages to the pin 4 and pin 7.
- 3. Measure the output voltages for all the binary input combinations using a DMM.
- 4. Plot the graph of binary input voltage verses analog output voltage.
- 5. Measure the size of each step and hence calculate resolution which is given by $[V_{ES}/2^{n-1}]$.

TABULAR COLUMN:

USING R-2R LADDER METHOD


	DIC	HTAI	_ INP	UT	Analog output (V)
S.No	Bo	B ₁	B ₂	B 3	
1	0	0	0	0	
2	0	0	0	1	
3	0	0	1	0	
4	0	0	1	1	
5	0	1	0	0	
6	0	1	0	1	
7	0	1	1	0	
8	0	1	1	1	
9	1	0	0	0	
10	1	0	0	1	
11	1	0	1	0	
12	1	0	1	1	
13	1	1	0	0	
14	1	1	0	1	
15	1	1	1	0	
16	1	1	1	1	

Linear and Digital IC Applications Lab	II B.Tech II Sem
RESULT:	
CONCLUSION:	
DEPT OF ECE	

Linear and Digital IC Applications Lab	II B.Tech II Sem
<u>VIVA QUESTIONS:</u>	
1. What are ADC's and DAC's?	
2. Define Resolution?	
3. What are the different types of ADC's?	
4. What are the different types of DAC's?	
5. Which is the fastest ADC?	
DEPT OF ECE	

Binary to Gray and Gray to Binary Conversion

Logic diagram of Binary to Gray Logic diagram of Gray to Binary code conversion



TRUTH TABLE:

Inputs			Outputs				
В3	B 2	B1	B 0	G3	G2	G1	G0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
О	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

Linear and Digital IC Applications Lab	II B.Tech II Sem
Exp. No:	Date:

BINARY TO GRAY&GRAY TO BINARY

<u>AIM</u>:- To study of Binary to Gray, Gray to Binary Convertors.


APPARATUS: -

S.NO	APPARATUS	RANGE	QUANTITY
1	IC	74LS86	1
2	Digital IC Trainer Kit		1
3	Patch cards		REQUIRED
4	Fixed Power Supply	(0-5v)	1

PROCEDURE:

- 1. Do the connections as per block diagram shown below and switch on the power supply
- **2.** Apply logic inputs to the block diagram from I/P switches and observe the corresponding generated code on LEDs at O/P section Verify the truth table for binary to gray code conversion.
- **3.** For Gray to Binary do the connection as shown below.
- **4.** Apply logic inputs to the block diagram from I/P switches and observe the corresponding generated code on LEDs at O/P section.
- **5.** Verify the truth table for Gray to Binary code conversion.

Binary to Gray:



Binary to Gray and Gray to Binary:

SWITCHE BINARY TO GRAY GRAY TO BINARY

Linear and Digital IC Applications Lab	II B.Tech II Sem
RESULT:	
CONCLUSION:	
VIVA QUESTIONS:	
1. How many types of code converters are there?	
2. Which gate is mostly used in code converter circuits?	
3. What is the conversion of Gray code 1100 to binary?	
4. What is the Gray code for the binary code 11010?	
5. What is the need of code converters?	
DEPT OF ECE	