LOW POWER VLSI CIRCUITS AND SYSTEMS
(15A05402)

LECTURE NOTES

B.TECH

IV-YEAR & II-SEM

Prepared by:

Dr. G. ELAIRAJA, Professor
Department of Electronics & Communication Engineering

VEMU INSTITUTE OF TECHNOLOGY
(Approved By AICTE, New Delhi and Affiliated to JNTUA, Ananthapuramu)
Accredited By NAAC & ISO: 9001-2015 Certified Institution
Near Pakala, P. Kothakota, Chittoor- Tirupathi Highway
Chittoor, Andhra Pradesh - 517 112
Web Site: www.vemu.org
Course Outcomes:
After completion of this subject, students will be able to
- Understand the concepts of velocity saturation, Impact Ionization and Hot Electron Effect
- Implement Low power design approaches for system level and circuit level measures.
- Design low power adders, multipliers and memories for efficient design of systems.

UNIT I
Introduction, Historical background, why low power, sources of power dissipations, low power design methodologies.

MOS Transistors: introduction, the structure of MOS Transistor, the Fluid model, Modes of operation of MOS Transistor, Electrical characteristics of MOS Transistors, MOS Transistors as a switch.

UNIT II
MOS Inverters: introduction, inverter and its characteristics, configurations, inverter ratio in different situations, switching characteristics, delay parameters, driving parameters, driving large capacitive loads.

MOS Combinational Circuits: introduction, Pass-Transistor logic, Gate logic, MOS Dynamic Circuits.

UNIT III
Sources of Power Dissipation: introduction, short-circuit power dissipation, switching power dissipation, glitching power dissipation, leakage power dissipation.

Supply voltage scaling for low power: introduction, device features size scaling, architecture-level approaches, voltage scaling, multilevel voltage scaling, challenges, dynamic voltage and frequency scaling, adaptive voltage scaling.

UNIT IV
Minimizing Switched Capacitance: introduction, system-level approaches, transmeta’s Crusoe processor, bus encoding, clock gating, gated-clock FSMs, FSM state encoding, FSM Partitioning, operand isolation, precomputation, logic styles for low power.

UNIT V

TEXT BOOKS
1. Ajit. Pal, Low power VLSI Circuits and systems, Springer

REFERENCES
UNIT-1

Introduction to Low Power VLSI

1.1 Introduction

❖ VLSI-Very Large Scale Integration- Very-large-scale integration (VLSI) is the process of creating an integrated circuit (IC) by combining hundreds of thousands of transistors or devices into a single chip.
❖ Design for low power has become nowadays one of the major concerns for complex, very-large-scale-integration (VLSI) circuits.
❖ Micron Technology ==> 1μm, 2μm, 3μm, etc
❖ Sub-Micron Technology ==> 0.8μm, 0.6μm, 0.35μm 0.25μm etc
❖ Deep Sub-Micron Technology ==> 0.18μm, 0.13μm
❖ Nanotechnology ==> 90nm, 65nm etc

1.2 Historical Background

❖ Moore’s law-Component density in an IC would double every 18 months.
❖ Evolution of IC Technology

<table>
<thead>
<tr>
<th>Year</th>
<th>Technology</th>
<th>Number of Components</th>
<th>Typical Product</th>
</tr>
</thead>
<tbody>
<tr>
<td>1947</td>
<td>Invention of transistor</td>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1950–1960</td>
<td>Discrete components</td>
<td>1</td>
<td>Junction diodes and transistors</td>
</tr>
<tr>
<td>1961–1965</td>
<td>Small-scale integration</td>
<td>10-100</td>
<td>Planner devices, logic gates, flip-flops</td>
</tr>
<tr>
<td>1966–1970</td>
<td>Medium-scale integration</td>
<td>100–1000</td>
<td>Counters, MUXs, decoders, adders</td>
</tr>
<tr>
<td>1971–1979</td>
<td>Large-scale integration</td>
<td>1000–20,000</td>
<td>8-bit μP, RAM, ROM</td>
</tr>
<tr>
<td>1980–1984</td>
<td>Very-large-scale integration</td>
<td>20,000–50,000</td>
<td>DSPs, RISC processors, 16-bit, 32-bit μP</td>
</tr>
<tr>
<td>1985–</td>
<td>Ultra-large-scale integration</td>
<td>&gt; 50,000</td>
<td>64-bit μP, dual-core μP</td>
</tr>
</tbody>
</table>

MUX-Multiplexer, μP-Microprocessor, RAM-Random-Access Memory, ROM - Read-Only Memory, DSP-Digital Signal Processor, RISC-Reduced Instruction Set Computer

❖ Landmark Years of Semiconductor Industry
✓ 1959: Fabrication of several transistors on a single chip (IC).
✓ 1965: Birth of Moore’s law; based on simple observation, Gordon Moore predicted that the complexity of ICs, for minimum cost, would double every year.
1971: Development of the first microprocessor—“CPU on a chip” by Intel.
1978: Development of the first microcontroller—“computer on a chip.”
1975: Moore revised his law, stipulating the doubling in circuit complexity to every 18 months.
1995: Moore compared the actual performance of two kinds of devices, dynamic random-access memory (DRAM) and microprocessors, and observed that both technologies have followed closely.

1.3 Why Low Power?

- Important issue in the present day VLSI circuit realization
- Increasing Transistor Count
- Higher Speed of Operation
- Greater Device Leakage Currents

- Packaging and Cooling Cost
- Contemporary high performance processor consume heavy power
- Cost associated with packaging and cooling such devices is prohibitive
- Low power methodology to be used to reduce cost of packaging and cooling

- Reliability
- Every 10°C rise in temperature roughly doubles the failure rate

---

![Different Failure Mechanisms against Temperature](image)

**Fig. 1.1** Different Failure Mechanisms against Temperature

- Environment
  - According to an estimate of the US Environmental Protection Agency (EPA), 80% of the power consumption by office equipment is due to computing equipment and a large part from unused equipment.
  - Power is dissipated mostly in the form of heat.
  - The cooling techniques, such as air conditioner, transfer the heat to the environment.
  - To reduce adverse effect on environment, efforts such as EPA’s Energy Star program leading to power management standard for desktop and laptops has emerged.

1.4 Sources of Power Dissipations

1.4.1 POWER and ENERGY

Power is the instantaneous power in the device, while energy is the integration of power with time. Figure 1.2 illustrates the difference between power energy. For example, in Fig. 1.2, we can see that approach 1 takes less time but consumes more power than approach 2. But the energy consumed by the two, that is, the area under the curve for both the approaches is the same, and the battery life is primarily determined by this energy consumed.
1.4.2 Power dissipation is measured commonly in terms of two types of metrics:

1. **Peak power**: Peak power consumed by a particular device is the highest amount of power it can consume at any time. The high value of peak power is generally related to failures like melting of some interconnections and power-line glitches.

2. **Average power**: Average power consumed by a device is the mean of the amount of power it consumes over a time period. High values of average power lead to problems in packaging and cooling of VLSI chips.

1.4.3 Types of Power Dissipations

- Dynamic power is the power consumed when the device is active, that is, when the signals of the design are changing values.
- Static power is the power consumed when the device is powered up but no signals are changing value. In CMOS devices, the static power consumption is due to leakage mechanism. Various components of power dissipation in CMOS devices can therefore be categorized as shown in Fig. 1.3.
1.4.4 Dynamic Power Dissipation

- Dynamic power is the power consumed when the device is active, that is, when the signals of the design are changing values. It is generally categorized into three types:
  - Switching Power
  - Short-Circuit Power
  - Glitching Power

1.4.4.1 Switching Power Dissipation

- The first and primary source of dynamic power consumption is the Switching power dissipation occurs due the power required to charging and discharging of the output capacitance on a gate. Figure 1.4 illustrates switching power for charging a capacitor.

\[
\begin{align*}
\text{Energy/Transition} & = \frac{1}{2} \times C_L \times V_{dd}^2 \\
\text{Switching power} & = \frac{\text{Energy}}{\text{Transition}} \times f = C_L \times V_{dd}^2 \times P_{\text{trans}} \times f_{\text{clock}}
\end{align*}
\]

Where \( C_L \) is the load capacitance and \( V_{dd} \) is the supply voltage.

Switching power is therefore expressed as:

\[
P_{\text{switch}} = \frac{\text{Energy}}{\text{Transition}} \times f = C_L \times V_{dd}^2 \times P_{\text{trans}} \times f_{\text{clock}}
\]

Where \( f \) is the frequency of transitions, \( P_{\text{trans}} \) is the probability of an output transition and \( f_{\text{clock}} \) is the frequency of the system clock.

In addition to the switching power dissipation for charging and discharging the load capacitance, switching power dissipation also occurs for charging and discharging of the internal node capacitance. Thus, total switching power dissipation is given by

\[
P_{\text{total switch}} = C_L \times V_{dd}^2 \times P_{\text{trans}} \times f_{\text{clock}} + \sum \alpha_i \times C_i \times V_{dd} \times (V_{dd} - \text{\( V_{\text{th}} \)}) \times f_{\text{clock}}
\]

Where \( \alpha_i \) and \( C_i \) are the transition probability and capacitance, respectively, for an internal node \( i \).

1.4.4.2 Short-Circuit Power Dissipation

In addition to the switching power, short-circuit power also contributes to the dynamic power. Figure 1.5 illustrates short-circuit currents. Short-circuit currents occur when both the negative metal–oxide–semiconductor (NMOS) and positive metal–oxide–
semiconductor (PMOS) transistors are ON. Let $V_{tn}$ be the threshold voltage of the NMOS transistor and $V_{tp}$ is the threshold voltage of the PMOS transistor. Then, in the period when the voltage value is between $V_{tn}$ and $V_{dd} - V_{tp}$, while the input is switching either from 1 to 0 or vice versa, both the PMOS and the NMOS transistors remain ON, and the short-circuit current follows from $V_{dd}$ to ground (GND).

![Fig. 1.5 Short-circuit current or crowbar current.](image)

The expression for short-circuit power is given by

$$P_{\text{shortcircuit}} = t_{sc} \times V_{dd} \times I_{\text{peak}} \times f_{\text{clock}} = \frac{\mu \varepsilon_{ox} W}{12LD} \times (V_{dd} - V_{th})^3 \times t_{sc} \times f_{\text{clock}} \quad (1.4)$$

✓ Where $t_{sc}$ is the rise/fall time duration of the short-circuit current
✓ $I_{\text{peak}}$ is the total internal switching current (short-circuit current plus the current to charge the internal capacitance)
✓ $\mu$ is the mobility of the charge carrier
✓ $\varepsilon_{ox}$ is the permittivity of the silicon dioxide
✓ $W$ is the width
✓ $L$ is the length
✓ $D$ is the thickness of the silicon dioxide

From the above equation it is evident that the short-circuit power dissipation depends on the supply voltage, rise/fall time of the input and the clock frequency apart from the physical parameters. So the short-circuit power can be kept low if the ramp (rise/fall) time of the input signal is short for each transition. Then the overall dynamic power is determined by the switching power.

### 1.4.4.3 Glitching Power Dissipation

The third type of dynamic power dissipation is the glitching power which arises due to finite delay of the gates. Since the dynamic power is directly proportional to the number of output transitions of a logic gate, glitching can be a significant source of signal activity and deserves mention here. Glitches often occur when paths with unequal propagation delays converge at the same point in the circuit. Glitches occur because the input signals to a particular logic block arrive at different times, causing a number of intermediate transitions to occur before the output of the logic block stabilizes. These additional transitions result in power dissipation, which is categorized as the glitching power.

### 1.4.5 Static Power Dissipation

Static power is the power consumed when the device is powered up but no signals are changing value. In CMOS devices, the static power consumption is due to leakage mechanism.
Figure 1.6 shows several leakage mechanisms that are responsible for static power dissipation. Here, \( I_1 \) is the reverse-bias p–n junction diode leakage current, \( I_2 \) is the reverse-biased p–n junction current due to tunneling of electrons from the valence band of the p region to the conduction band of the n region, \( I_3 \) is the sub-threshold leakage current between the source and the drain when the gate voltage is less than the threshold voltage (\( V_{th} \)), \( I_4 \) is the oxide tunneling current due to reduction in the oxide thickness, \( I_5 \) is the gate current due to hot carrier injection of electrons (\( I_4 \) and \( I_5 \) are commonly known as IGATE leakage current), \( I_6 \) is the gate-induced drain leakage current due to high field effect in the drain junction, and \( I_7 \) is the channel punch through current due to close proximity of the drain and the source in short-channel devices. These are generally categorized into four major types: Sub-threshold leakage, Gate leakage, Gate-induced drain leakage, and Junction leakage as shown in Fig. 1.7.

Apart from these four primary leakages, there are few other leakage currents which also contribute to static power dissipation, namely,

- Reverse-bias P–N junction diode leakage current
- Hot carrier injection gate current
- Channel punch through current

1.5.1 Low Power Design Methodology

Low-power design methodology needs to be applied throughout the design process starting from system level to physical or device level to get effective reduction of power dissipation in digital circuits based on MOS technology. Various approaches can be used at different level of design hierarchy.
As the most dominant component has quadratic dependence and other components have linear dependence on the supply voltage, **reducing the supply voltage** is the most effective means to reduce dynamic power consumption. Unfortunately, this reduction in power dissipation comes at the expense of performance. It is essential to devise suitable mechanism to contain this loss in performance due to supply voltage scaling for the realization of low-power high-performance circuits. The loss in performance can be compensated by using suitable techniques at the different levels of design hierarchy; that is physical level, logic level, architectural level, and system level. Techniques like device feature size scaling, parallelism and pipelining, architectural-level transformations, dynamic voltage, and frequency scaling.

Apart from scaling the supply voltage to reduce dynamic power, another alternative approach is to **minimize the switched capacitance** comprising the intrinsic capacitances and switching activity. Choosing which functions to implement in hardware and which in software is a major engineering challenge that involves issues such as cost complexity, performance, and power consumption. From the behavioral description, it is necessary to perform hardware/software partitioning in a judicious manner such that the area, cost, performance, and power requirements are satisfied. Transmeta’s Crusoe processor is an interesting example that demonstrated that processors of high performance with remarkably low power consumption can be implemented as hardware–software hybrids. The approach is fundamentally software based, which replaces complex hardware with software, thereby achieving large power savings.

In CMOS digital circuits, the **switching activity** can be reduced by algorithmic optimization, by architectural optimization, by use of suitable logic-style or by logic-level optimization. The intrinsic capacitances of system-level busses are usually several orders of magnitude larger than that for the internal nodes of a circuit. As a consequence, a considerable amount of power is dissipated for transmission of data over I/O pins. It is possible to save a significant amount of power reducing the number of transactions, i.e., the switching activity, at the processors I/O interface. One possible approach for reducing the switching activity is to use suitable encoding of the data before sending over the I/O interface. The concept is also applicable in the context of multi-core system-on-a-chip (SOC) design. In many situations the switching activity can be reduced by using the sign-magnitude representation in place of the conventional two’s complement representation. Switching activity can be reduced by judicious use of clock gating, leading to considerable reduction in dynamic power dissipation. Instead of using static CMOS logic style, one can use other logic styles such as pass-transistor and dynamic CMOS logic styles or a suitable combination of pass-transistor and static CMOS logic styles to minimize energy drawn from the supply.

Although the reduction in supply voltage and gate capacitances with device size scaling has led to the reduction in dynamic power dissipation, the leakage power dissipation has increased at an alarming rate because of the reduction of threshold voltage to maintain performance. As the technology is scaling down from submicron to nanometer, the leakage power is becoming a dominant component of total power dissipation. This has led to vigorous research for the reduction of leakage power dissipation. Leakage reduction methodologies can be broadly classified into two categories, depending on whether it reduces **standby** leakage or **runtime** leakage. There are various standby leakage reduction techniques such as input vector control (IVC), body bias control (BBC), multi-threshold CMOS (MTCMOS), etc. and runtime leakage reduction techniques such as static dual threshold voltage CMOS (DTCMOS) technique, adaptive body biasing, dynamic voltage scaling, etc.
MOS Transistor

2.1 Introduction

- The base semiconductor material used for the fabrication of metal–oxide–semiconductor (MOS) integrated circuits is silicon.
- Metal, oxide, and semiconductor form the basic structure of MOS transistors.
- The three conducting materials are: metal, poly-silicon, and diffusion.
- Aluminum as metal and polycrystalline silicon or poly-silicon are used for interconnecting different elements of a circuit.
- The insulating layer is made up of silicon dioxide (SiO2).
- Patterned layers of the conducting materials are created by a series of photolithographic techniques and chemical processes involving oxidation of silicon, diffusion of impurities into the silicon and deposition, and etching of aluminum on the silicon to provide interconnection.

2.2 Structure of MOS Transistors

![Fig. 2.1 Structure of an MOS transistor](image)

- The structure of an MOS transistor is shown in Fig. 2.1. On a lightly doped substrate of silicon, two islands of diffusion regions of opposite polarity of that of the substrate are created. These two regions are called source and drain, which are connected via metal (or poly-silicon) to the other parts of the circuit.
- Between these two regions, a thin insulating layer of silicon dioxide is formed, and on top of this a conducting material made of poly-silicon or metal called gate is deposited.

2.2.1 nMOS and pMOS Transistors

- There are two possible alternatives. The substrate can be lightly doped by either a p-type or an n-type material, leading to two different types of transistors.
- When the substrate is lightly doped by a p-type material, the two diffusion regions are strongly doped by an n-type material. In this case, the transistor thus formed is called an nMOS transistor.
On the other hand, when the substrate is lightly doped by an n-type material, and the diffusion regions are strongly doped by a p-type material, a pMOS transistor is created.

2.2.2 nMOS Enhancement-Mode and Depletion-Mode Transistors

![Fig. 2.2 a nMOS enhancement-mode transistor. b nMOS depletion-mode transistor](image)

The region between the two diffusion islands under the oxide layer is called the channel region. The operation of an MOS transistor is based on the controlled flow of current between the source and drain through the channel region. In order to make a useful device, there must be suitable means to establish some channel current to flow and control it. There are two possible ways to achieve this, which have resulted in enhancement- and depletion-mode transistors.

After fabrication, the structure of an enhancement-mode nMOS transistor looks like Fig. 2.2a.

**Enhancement-mode nMOS transistor:**

- In this case, there is no conducting path in the channel region for the situation $V_{gs} = 0$ V that is when no voltage is applied to the gate with respect to the source.
- If the gate is connected to a suitable positive voltage with respect to the source, then the electric field established between the gate and the substrate gives rise to a charge inversion region in the substrate under the gate insulation, and a conducting path is formed between the source and drain. Current can flow between the source and drain through this conducting path.

**Depletion-mode nMOS transistor:**

- By implanting suitable impurities in the channel region during fabrication, prior to depositing the insulation and the gate, the conducting path may also be established in the channel region even under the condition $V_{gs} = 0$ V. This situation is shown in Fig. 2.2b.
- Here, Source and drain are normally connected by a conducting path, which can be removed by applying a suitable negative voltage to the gate. This is known as the depletion mode of operation.

For example, consider the case when the substrate is lightly doped in p-type and the channel region implanted with n-type of impurity. This leads to the formation of an nMOS depletion-mode transistor. In both the cases, the current flow between the source and drain can be controlled by varying the gate voltage and only one type of charge carrier, that is, electron or hole takes part in the flow of current. That is the reason why MOS devices are called unipolar devices, in contrast to bipolar junction
transistors (BJTs), where both types of charge carriers take part in the flow of current. Therefore, by using the MOS technology, four basic types of transistors can be fabricated—nMOS enhancement type, nMOS depletion type, pMOS enhancement type, and pMOS depletion type. Each type has its own pros and cons. It is also possible to realize circuits by combining both nMOS and pMOS transistors, known as Complementary MOS (CMOS) technology. Commonly used symbols of the four types of transistors are given in Fig. 2.3.

![Fig. 2.3](image)

**Fig. 2.3** a nMOS enhancement. b nMOS depletion. c pMOS enhancement. d pMOS depletion-mode transistors

### 2.3 FLUID MODEL

✓ The Fluid model is one such tool, which can be used to visualize the behavior of charge-controlled devices such as MOS transistors, charge coupled devices (CCDs), and bucket-brigade devices (BBDs). The model is based on two simple ideas:

(a) **Electrical Charge** is considered as fluid, which can move from one place to another depending on the difference in their level, of one from the other, just like a fluid and

(b) **Electrical Potentials** can be mapped into the geometry of a container, in which the fluid can move around.

Based on this idea, first, we shall consider the operation of a simple MOS capacitor followed by the operation of an MOS transistor.

#### 2.3.1 The MOS Capacitor

![Fig. 2.4](image)

**Fig. 2.4** a An MOS capacitor. b The fluid model

An MOS capacitor is realized by sandwiching a thin oxide layer between a metal or poly-silicon plate on a silicon substrate of suitable type as shown in Fig 2.4a.

As we know, in case of parallel-plate capacitor, if a positive voltage is applied to one of the plates, it induces a negative charge on the lower plate. Here, if a positive voltage is applied to the metal or poly-silicon plate, it will repel the majority carriers of the p-type substrate creating a depletion region. Gradually, minority carriers (electrons) are generated by
some physical process, such as heat or incident light, or it can be injected into this region. These minority carriers will be accumulated underneath the MOS electrode, just like a parallel-plate capacitor.

Based on the fluid model, the MOS electrode generates a pocket in the form of a surface potential in the silicon substrate, which can be visualized as a container. The shape of the container is defined by the potential along the silicon surface. The higher the potential, the deeper is the container, and more charge can be stored in it. However, the minority carriers present in that region create an inversion layer. This changes the surface potential; increase in the quantity of charge decreases the positive surface potential under the MOS electrode. In the presence of inversion charge, the surface potential is shown in Fig. 2.4b by the solid line. The area between the solid line and the dashed line shows not only the presence of charge but also the amount of charge. The capacity of the bucket is finite and depends on the applied electrode voltage. Here, it is shown that the charge is sitting at the bottom of the container just as a fluid would stay in a bucket. In practice, however, the minority carriers in the inversion layer actually reside directly at the silicon surface. The surface of the fluid must be level in the equilibrium condition. If it were not, electrons would move under the influence of potential difference until a constant surface potential is established. From this simple model, we may conclude that the amount of charge accumulated in an MOS capacitor is proportional to the voltage applied between the plates and the area between the plates.

2.3.2 The MOS Transistor

By adding diffusion regions on either side of an MOS capacitor, an MOS transistor is realized. One of the diffusion regions will form the source and the other one will form the drain. The capacitor electrode acts as the gate. The cross-sectional view of an MOS transistor is shown in Fig. 2.5a.

To start with, we may assume that the same voltage is applied to both the source and drain terminals (V_{db} = V_{sb}) with respect to the substrate. This defines the potential of these two regions. In the potential plot, the diffusion regions (where there is plentiful of charge carriers) can be represented by very deep wells, which are filled with charge carriers up to the levels of the potentials of the source and drain regions. The potential underneath the MOS gate electrode determines whether these controlled with the help of the gate voltage. The potential at the channel region is shown by the dotted lines of Fig. 2.5b. The dotted line 1 corresponding to V_{gb} = 0 is above the drain and source potentials. As the gate voltage is gradually increased, more and more holes are repelled from the channel region, and the potential at the channel region moves downward as shown by the dotted lines 2, 3, etc. In this situation, the source and drain wells are effectively isolated from each other, and no charge can move from one well to the other. A point is reached when the potential level at the gate region is the same as that of the source and diffusion regions. At this point, the channel region is completely devoid of holes. The gate voltage at which this happens is called the threshold voltage (V_t) of the MOS transistor. If the gate voltage is increased further, there is an accumulation of electrons beneath the SiO2 layer in the channel region, forming an inversion layer. As the gate voltage is increased further, the potential at the gate region moves below the source and drain potentials as shown by the dotted lines 3 and 4 in Fig. 2.5b. As a consequence, the barrier between the two regions disappears and the charge from the source and drain regions spills underneath the gate electrode leading to a uniform surface potential in the entire region. By varying the gate voltage, the thickness of the inversion layer can be controlled, which in turn will control the conductivity of the channel as visualized in Fig. 2.5b. Under the control of the gate voltage, the region under it acts as a movable barrier that controls the flow of charge between the source and drain areas.
Active, linear or unsaturated and Saturation Region

When the source and drain are biased to different potentials ($V_{db} > V_{sb}$), there will be a difference in the potential levels. Let us consider two different situations. In the first case, the drain voltage is greater than the source voltage by some fixed value, and the gate voltage $V_{gb}$ is gradually increased from 0 V. Figure 2.6 shows different situations. Initially, for $V_{gb} = 0$ V, the potential level in the channel region is above the potential level of either of the source and drain regions, and the source and drain are isolated. Now, if the gate voltage is gradually increased, first, the gate region potential reaches the potential of the source region. Charge starts moving from the source to the drain as the gate voltage is slightly increased. The rate of flow of charge moving from the source to the drain region, represented by the slope of the interface potential in the channel region, keeps on increasing until the gate region potential level becomes the same as that of the drain potential level. In this situation, the device is said to be operating in an active, linear, or unsaturated region. If the gate voltage is increased further, the width of the channel between the source and drain keeps on increasing, leading to a gradual increase in the drain current.
Let us consider another case when the gate voltage is held at a fixed value for a heavily turned-on channel. To start with, the drain voltage is the same as that of the source voltage, and it is gradually increased. Figure 2.6a shows the case when the source and drain voltages are equal. Although the path exists for the flow of charges, there will be no flow because of the equilibrium condition due to the same level. In Fig. 2.6b, a small voltage difference is maintained by externally applied voltage level. There will be continuous flow of charge resulting in drain current. With the increase in voltage difference between the source and drain, the difference in the fluid level increases, and the layer becomes more and more thin, signifying faster movement of charges. With the increasing drain potential, the amount of charge flowing from the source to drain per unit time increases. In this situation, the device is said to be operating in an active, linear, or unsaturated region. However, there is a limit to it. It attains a maximum value, when the drain potential $V_{db} = (V_{gb} - V_t)$. Further increase in drain voltage does not lead to any change in the rate of charge flow. The device is said to be in the saturation region. In this condition, the drain current becomes independent of the drain voltage, and it is fully determined by the gate potential.

❖ MOS Characteristics

![Fig. 2.7](a) Drain Current ($I_{ds}$) Vs Gate Voltage ($V_{gs}$) (b) Voltage-Current Characteristic ($V_{ds}$ Vs $I_{ds}$)

To summarize this section, we can say that an MOS transistor acts as a voltage controlled device. The device first conducts when the effective gate voltage ($V_{gb} - V_t$) is more than the source voltage. The conduction characteristic is represented in Fig. 2.7a. On the other hand, as the drain voltage is increased with respect to the source, the current increases until $V_{db} = (V_{gb} - V_t)$. For drain voltage $V_{db} > (V_{gb} - V_t)$, the channel becomes pinched off, and there is no further increase in current. A plot of the drain current with respect to the drain voltage for different gate voltages is shown in Fig. 2.7b.

2.4 Modes of Operation of MOS Transistors

![Fig. 2.8](a) Accumulation mode, (b) depletion mode, and (c) inversion mode of an MOS transistor

Accumulation Mode: When the gate voltage is very small and much less than the threshold voltage. Fig. 2.8a shows the distribution of the mobile holes in a p-type substrate. In this condition, the device is said to be in the accumulation mode.

Depletion Mode: As the gate voltage is increased, the holes are repelled from the SiO2–substrate interface and a depletion region is created under the gate when the gate voltage is
equal to the threshold voltage. In this condition, the device is said to be in *depletion mode* as shown in Fig. 2.8b.

Inversion Mode: As the gate voltage is increased further above the threshold voltage, electrons are attracted to the region under the gate creating a conducting layer in the p substrate as shown in Fig. 2.8c. The transistor is now said to be in *inversion mode*.

### 2.5 Electrical Characteristics of MOS Transistor

- **Drain Source Current Expression for nMOS Enhancement Type Transistor**

![Fig. 2.9 Structural view of an MOS transistor](image)

The fluid model, presented in the previous section, gives us some basic understanding of the operation of an MOS transistor. We have seen that the whole concept of the MOS transistor is based on the use of the gate voltage to induce charge (inversion layer) in the channel region between the source and the drain. Application of the source-to-drain voltage $V_{ds}$ causes this charge to flow through the channel from the source to drain resulting in source-to-drain current $I_{ds}$. The $I_{ds}$ depends on two variable parameters—the gate-to-source voltage $V_{gs}$ and the drain-to-source voltage $V_{ds}$. The operation of an MOS transistor can be divided into the following three regions:

- **Cutoff region**: This is essentially the accumulation mode, when there is no effective flow of current between the source and drain.
- **Non-saturated region**: This is the active, linear, or weak inversion mode, when the drain current is dependent on both the gate and the drain voltages.
- **Saturated region**: This is the strong inversion mode, when the drain current is independent of the drain-to-source voltage but depends on the gate voltage.

In this section, we consider an nMOS enhancement-type transistor and establish its electrical characteristics. The structural view of the MOS transistor, as shown in Fig. 2.9, shows the three important parameters of MOS transistors, the channel length $L$, the channel width $W$, and the dielectric thickness $D$.

The expression for the drain current is given by

$$I_{ds} = \frac{\text{Charge Induced in the Channel} (Q_c)}{\text{Electron Transit Time} (t_n)}$$

(2.1)

With a voltage $V$ applied across the plates, the charge is given by $Q = CV$, where $C$ is the capacitance. The basic formula for parallel-plate capacitor is $C = \varepsilon A / D$, where $\varepsilon$ is the permittivity of the insulator in units of F/cm. The value of $\varepsilon$ depends on the material used to separate the plates. In this case, it is silicon dioxide (SiO$_2$).

For SiO$_2$, $\varepsilon_{ox} = 3.9\varepsilon_0$, where $\varepsilon_0$ is the permittivity of the free space.

$$\text{For MOS Transistor, Gate Capacitance, } C_G = \frac{\varepsilon_{ox}WL}{D}$$

(2.2)
For the MOS transistor, $Q_c = C_G \cdot V_{\text{eff}}$  
(2.3)

Where $V_{\text{eff}}$ is the Effective gate voltage

Transit Time: $t_n = \frac{L}{\mu_n V_{\text{ds}}}$  
(2.4)

The Velocity, $\tau_n = \mu_n \cdot E_{\text{ds}}$, where $\mu_n$ is the Mobility of Electron (Typical value of $\mu_n$=650 cm$^2$/V at Room temperature) and $E_{\text{ds}}$ is the Drain to Source electric field due to the voltage $V_{\text{ds}}$ applied between the drain and source, $E_{\text{ds}} = \frac{V_{\text{ds}}}{L}$.

$$\tau_n = \frac{\mu_n V_{\text{ds}}}{L} \text{ and } t_n = \frac{L^2}{\mu_n V_{\text{ds}}}$$  
(2.5)

$$Q_c = \frac{W L e_{\text{ox}}}{D} V_{\text{eff}}$$  
(2.6)

**For Non-saturated Region**

When the gate voltage is above the threshold voltage and there is a voltage difference of $V_{\text{ds}}$ across the channel, the effective gate voltage is

$$V_{\text{eff}} = (V_{\text{gs}} - V_t - \frac{V_{\text{ds}}}{2})$$  
(2.7)

Substituting equation (2.7) in Equation (2.6), we get

$$Q_c = \frac{W L e_{\text{ox}}}{D} \left[(V_{\text{gs}} - V_t) - \frac{V_{\text{ds}}}{2}\right]$$  
(2.8)

Substituting the value of $t_n$ and $Q_c$ in equation (2.1), we get

$$I_{ds} = \frac{W \mu_n e_{\text{ox}}}{L D} \left[(V_{\text{gs}} - V_t) - \frac{V_{\text{ds}}}{2}\right] V_{\text{ds}}$$  
(2.9)

$$I_{ds} = K \frac{W}{L} \left[V_{\text{gs}} - V_t\right] V_{\text{ds}} - \frac{V_{\text{ds}}^2}{2} \text{ for } V_{\text{gs}} \geq V_t \text{ and } V_{\text{ds}} < V_{\text{ds}} - V_t$$  
(2.10)

Where $K = \frac{W \mu_n e_{\text{ox}}}{D}$

**For Saturated Region**

$$I_{ds} = \frac{W \mu_n e_{\text{ox}}}{L D} \left(V_{\text{gs}} - V_t\right)^2 = K \frac{W}{L} \left(V_{\text{gs}} - V_t\right)^2 \text{ for } V_{\text{gs}} \geq V_t \text{ and } V_{\text{ds}} \geq V_{\text{gs}} - V_t$$  
(2.11)

**For Cutoff Region**

$I_{ds} = 0 \text{ for } V_{\text{gs}} < V_t$  
(2.12)

✓ Threshold Voltage

$$V_t = V_{to} + \gamma \sqrt{1 - 2 \varphi_b + V_{sb}} - \sqrt{1 - 2 \varphi_b} = 0.4 + 0.82 \sqrt{0.7} + V_{sb} - \sqrt{0.7}$$

✓ Transistor Transconductance ($g_m$)

$$g_m = \frac{\delta I_{ds}}{\delta V_{gs}} / V_{ds=constant} = \frac{\mu_n e_{\text{ins}} e_0}{D} \frac{W}{L} \left(V_{\text{gs}} - V_t\right)$$

✓ Figure of Merit

$$W_o = \frac{g_m}{C_g} = \frac{\mu_n e_{\text{ins}} e_0}{L^2} \left(V_{\text{gs}} - V_t\right) = \frac{1}{t_{sd}}$$

✓ Body Effect

✓ Channel-Length Modulation
2.6 MOS Transistor as a Switch

❖ nMOS Pass Transistor

✓ nMOS transistor when used as a switch is OFF when $V_{gs} = 0$ V and ON when $V_{gs} = V_{dd}$.
✓ $V_{in}=0$V, $V_{out}=0$V
✓ $V_{in}=5$V, $V_{out}=V_{dd}-V_{tn}$

❖ pMOS Pass Transistor

✓ PMOS transistor when used as a switch is ON when $V_{gs} = 0$ V and OFF when $V_{gs} = V_{dd}$.
✓ $V_{in}=0$V, $V_{out}=|V_{tp}|$
✓ $V_{in}=+5$V, $V_{out}= +5$V

❖ Transmission Gate

✓ One pMOS and one nMOS transistor can be connected in parallel with complementary inputs at their gates.
✓ This is known as Transmission Gate
✓ Both the devices are OFF when “0” and “1” logic levels are applied to the gates of the nMOS and pMOS transistors, respectively.
  o $V_{gsn}=0$V and $V_{gsp}=+5$V, The Switch is OFF
✓ Both the devices are ON when a “1” and a “0” prior to the logic levels are applied to the gates of the nMOS and pMOS transistors, respectively.
  o $V_{gsn}=+5$V and $V_{gsp}=0$V, The Switch is ON
  o $V_{in}=0$, $V_{out}=0$V and $V_{in}=+5$V, $V_{out}=+5$V
Transmission gate Case I: Large Capacitive Load

(a) Output node charges from low-to-high level
(b) The output voltage changing with time for different transitions.

(c) The drain currents through the two transistors as a function of the output voltage.
(d) The equivalent resistances as a function of the output voltage.

1. OUTPUT Node Changes from LOW-to-HIGH Level
Region I-Both nMOS and pMOS transistors are in SATURATION, \( V_{out} < |V_{tp}| \)
\[
I_{dsn} = K_n \frac{W_n}{2L_n} (V_{dd} - V_{out} - V_{tn})^2
\]
\[
I_{dsp} = K_p \frac{W_p}{2L_p} (V_{dd} - |V_{tp}|)^2
\]
\[
R_{eqn} = \frac{V_{dd} - V_{out}}{I_{dsn}} = \frac{2L_n}{K_n W_n} \left( V_{dd} - V_{out} - V_{tn} \right)^2
\]
\[
R_{eqp} = \frac{V_{dd} - V_{out}}{I_{dsp}} = \frac{2L_p}{K_p W_p} \left( V_{dd} - |V_{tp}| \right)^2
\]

Region II-nMOS is in Saturation and pMOS in Linear, \(|V_{tp}| < V_{out} < V_{dd} - V_{tn}\)
\[
I_{dsp} = K_p \frac{W_p}{2L_p} \left[ (V_{dd} - |V_{tp}|)(V_{dd} - V_{out}) - \frac{(V_{dd} - V_{out})^2}{2} \right]
\]
\[
R_{eqp} = \frac{1}{K_p W_p \left[ 2(V_{dd} - |V_{tp}|) - (V_{dd} - V_{out}) \right]}
\]

Region III-nMOS is in Cutoff and pMOS in linear, \( V_{out} > V_{dd} - V_{tn} \)

2. OUTPUT Node Changes from HIGH-to-LOW Level
(a) Output node charges from high-to-low level
(b) The output voltage changing with time for different transitions.

(c) The drain currents through the two transistors as a function of the output voltage.
(d) The equivalent resistances as a function of the output voltage

Region I: Both nMOS and pMOS are in saturation for \( V_{out} < |V_{tp}| \).
Region II: nMOS is in the linear region, and pMOS is in saturation for \( (V_{dd} - |V_{tp}|) < V_{out} < V_{tn} \).
Region III: nMOS is in the linear region, and pMOS is cutoff for \( V_{out} < (V_{dd} - |V_{tn}|) \).

Transmission gate Case I: Small Capacitive Load

(a) Charging a small capacitor (b) Variation of the output currents with the input voltage
(c) Variation of the equivalent resistances with the input voltage

✓ Region I: nMOS is in the linear region, pMOS is cutoff for \( V_{in} < |V_{tp}| \)
✓ Region II: nMOS is in the linear region, pMOS linear for \( V_{tp} < V_{in} < (V_{dd} - |V_{tn}|) \).
✓ Region III: nMOS is cutoff, pMOS is in the linear region for \( V_{in} > (V_{dd} - |V_{tn}|) \).
UNIT-2
MOS Inverters

❖ Introduction to MOS Inverter:

✓ An inverter can be realized with the source of an nMOS enhancement transistor connected to the ground, and the drain connected to the positive supply rail Vdd through a pull-up device.
✓ The input voltage is applied to the gate of the nMOS transistor with respect to ground and output is taken from the drain.
✓ When the MOS transistor is ON, it pulls down the output voltage to the low level, and that is why it is called a pull-down device, and the other device, which is connected to Vdd, is called the pull-up device.

❖ MOS Inverter Characteristics

Ideal transfer characteristics of an inverter

Various voltage levels on the transfer characteristics
✓ The output of an ideal inverter changes as the input of the inverter is varied from 0 V (logic level 0) to Vdd (logic level 1).
✓ Initially, output is Vdd when the output is 0 V, and as the input crosses Vdd/2, the output switches to 0 V, and it remains at this level till the maximum input voltage Vdd.
✓ This diagram is known as the input–output or transfer characteristic of the inverter.
✓ The input voltage, Vdd/2, at which the output changes from high ‘1’ to low ‘0’, is known as inverter threshold voltage.

V_{OH}-Maximum Output Voltage Level
V_{IL}-Maximum Input Voltage
V_{OL}-Minimum Output Voltage Level
V_{IH}-Minimum Input Voltage

❖ Noise Margins
It is defined as the allowable noise voltage on the input of a gate so that the output is not affected.

Low- and high-level noise margins

The low-level noise margin is defined as the difference in magnitude between the minimum low output voltage of the driving gate and the maximum input low voltage accepted by the driven gate.

NM_L=|V_{IL}-V_{OL}|

The high-level noise margin is defined as the difference in magnitude between the minimum high output voltage of the driving gate and the minimum voltage acceptable as high level by the driven gate:

NM_H=|V_{OH}-V_{IH}|

❖ MOS Inverter Configurations

✓ Passive Resistive as Pull-up Device
✓ nMOS Depletion-Mode Transistor as Pull up
✓ nMOS Enhancement-Mode Transistor as Pull up
✓ The pMOS Transistor as Pull Up
✓ pMOS Transistor as a Pull Up in Complementary Mode
✓ Comparison of the Inverters
MOS Inverter Configurations - Passive Resistive as Pull-up Device

(a) An nMOS Inverter with Resistive Load; (b) Voltage–Current Characteristic; (c) Transfer Characteristic.

- At Point A, $V_{in}=0, V_{out}=V_{dd}$, nMOS in Cut-off
- At Point C, $V_{in}>V_t, 0 \leq V_{out} \leq V_{dd}$, nMOS in Saturation
- At Point B, $V_{in}=V_{dd}, V_{out}=V_{OL}=V_{dd}$, $R_e \leq V_{tn}=0.2V_{dd}, R_L > 4R_e$, nMOS in Linear
- The resistive load can be fabricated by two approaches—using a diffused resistor approach or using an undoped poly-silicon approach.

Disadvantages

- Asymmetry in the ON-to-OFF and OFF-to-ON switching times
- Large Static power dissipation
- Requires a very large chip area
- Unsuitable for VLSI realization
- Strong High Output and Weak Low Output Level

MOS Inverter Configurations - nMOS Depletion-Mode Transistor as Pull up

(a) nMOS inverter with depletion-mode transistor as pull-up device; (b) voltage current characteristic; (c) transfer characteristic.
✓ Vin=0 (Vin < Vtn), Vout=Vdd, Ids=0, Point A, Pull-down device OFF, Pull-up Device in Linear
✓ Vin>Vtn, Point B, Pull-down device in Saturation, Pull-up Device in Linear
  o \( I_{pd} = K_n \frac{W_{pd}}{2L_{pd}} (V_{in} - V_{tpd})^2 \)
  o \( I_{pu} = K_n \frac{W_{pu}}{L_{pu}} \left[ (V_{out} - V_{tpu}) - \frac{v_{out}}{2} \right] V_{out} \)
✓ At Point C, Pull-down device in Saturation, Pull-up Device in Saturation
  o \( I_{pd} = K_n \frac{W_{pd}}{2L_{pd}} (V_{in} - V_{tpd})^2 \)
  o \( I_{pu} = K_n \frac{W_{pu}}{L_{pu}} V_{tpu}^2 \)
✓ Vin=Vdd, Point E, Pull-down device in Linear, Pull-up Device in Saturation
  o \( I_{pd} = \beta_{pd} (V_{in} - V_{tpd} - \frac{V_{OL}}{2}) V_{OL} \)
  o \( I_{pu} = \frac{\beta_{pd}}{2} V_{tpu}^2 \)
  Where, \( \beta_{pd} = K_n \frac{W_{pd}}{L_{pd}} \) and \( \beta_{pu} = K_n \frac{W_{pu}}{L_{pu}} \)
Equating the two currents and ignoring \( V_{OL} / 2 \) term, we get, \( V_{OL} = \frac{1}{2k (V_{da} - V_{tpd})} \frac{v_{tpu}^2}{V_{tpu}^2} \)
  Where, \( K = \frac{\beta_{pd}}{\beta_{pu}} = \frac{(W/L)_{pd}}{(W/L)_{pu}} \)
  - The output is not ratioless, which leads to asymmetry in switching characteristics.
  - There is static power dissipation when the output logic level is low.
  - It produces strong high output level, but weak low output level.

❖ MOS Inverter Configurations- nMOS Enhancement-Mode Transistor as Pull up

(a) nMOS inverter with enhance-mode transistor as a pull-up device; (b) transfer characteristic.
✓ When Vin=0, Vout=Vdd-Vtn, Pull-down OFF, Pull-up ON
✓ When Vin=Vdd, Vout=V_{OL}, Pull-down ON, Pull-up ON
✓ The output is not ratioless, which leads to asymmetry in switching characteristics.
✓ There is static power dissipation when the output level is low.
✓ It produces weak low and high output levels.
MOS Inverter Configurations - pMOS Enhancement-Mode Transistor as Pull up

(a) A pseudonMOS inverter; (b) Transfer Characteristic.

✓ Functionally similar to a depletion-type nMOS load, it is called a ‘pseudo-nMOS’ inverter.
✓ When $V_{in}=0$, $V_{out}=V_{dd}$, Pull-down OFF, Pull-up ON
✓ When $V_{in}=V_{dd}$, $V_{out}=V_{OL}$, Pull-down ON, Pull-up ON

MOS Inverter Configurations - pMOS Transistor as a Pull Up in Complementary Mode

(a) CMOS Inverter; (b) Voltage–Current Characteristic; and (c) Transfer Characteristic

✓ When the input voltage $V_{in} = 0V$, pull-up transistor ON, and the pull-down transistor OFF.
✓ When the input voltage $V_{in} = V_{dd}$, pull-up transistor OFF, and the pull-down transistor ON.
✓ No DC current flow between $V_{dd}$ to ground.
✓ However, as the gate voltage is gradually increased from ‘0’ to ‘1’, the pull-up transistor switches from ON to OFF and the pull-down transistor switches from OFF to ON. Around the midpoint, both transistors are ON and DC current flows between $V_{dd}$ and ground.

Region 1: $0 \leq V_{in} < V_{tn}$
- The pull-down transistor is off and the pull-up transistor is in the linear region as shown by a representative point ‘A’
o In this region, there is no DC current flow and output voltage remains close to V_{dd}.

**Region 2: Vin < Vin < V_{inv}**

- The pull-down transistor moves into a saturation region and the pull-up transistor remains in the linear region as represented by point B, when the input is V_{IL}.
- Same current flows through both the devices, \( I_{dsp} = -I_{dsn} \)

\[
I_{dsp} = -\beta_p \left[ (V_{in} - V_{dd} - V_{tp})(V_O - V_{dd}) - \frac{1}{2}(V_O - V_{dd})^2 \right]
\]

Where, \( \beta_p = K_p \frac{W_p}{L_p}, V_{gs_p} = V_{in} - V_{dd} \) and \( V_{ds_p} = V_{O} - V_{dd} \)

\[
I_{dsn} = \beta_n \frac{(V_{in} - V_{tn})^2}{2}, \text{Where } \beta_n = K_n \frac{W_n}{L_n} \text{ and } V_{gs_n} = V_{in}
\]

\[
V_O = (V_{in} - V_{tp}) \sqrt{(V_{in} - V_{tp}) - 2 \left( V_{in} - \frac{V_{dd}}{2} - V_{tp} \right) V_{dd} - \frac{\beta_n}{\beta_p} (V_{in} - V_{tn})^2}
\]

Equating, \( I_{dsn} = -I_{dsp} \)

\[
\beta_n \frac{(V_{in} - V_{tn})^2}{2} = \frac{\beta_p}{2} \left[ 2(V_{in} - V_{dd} - V_{tp})(V_{out} - V_{dd}) - \frac{1}{2}(V_{out} - V_{dd})^2 \right]
\]

Differentiating both sides with respect to Vin, we get

\[
\frac{\beta_n}{2} (V_{in} - V_{tn}) = \beta_p \left[ (V_{in} - V_{dd} - V_{tp}) \frac{dV_{out}}{dV_{in}} + (V_{out} - V_{dd}) - (V_{out} - V_{dd}) \frac{dV_{out}}{dV_{in}} \right]
\]

Substituting \( V_{in} = V_{IL} \), \( \frac{dV_{out}}{dV_{in}} = -1 \)

\[
\frac{\beta_n}{2} (V_{IL} - V_{tn}) = \beta_p \left[ (V_{IL} - V_{dd} - V_{tp})(-1) + (V_{out} - V_{dd}) - (V_{out} - V_{dd})(-1) \right]
\]

\[
\frac{\beta_n}{2} (V_{IL} - V_{tn}) = \beta_p \left[ -V_{IL} + V_{dd} + V_{tp} + V_{out} - V_{dd} + V_{out} - V_{dd} \right]
\]

\[
\frac{\beta_n}{2} (V_{IL} - V_{tn}) = \beta_p \left[ -V_{IL} + V_{tp} + 2V_{out} \right]
\]

\[
(2V_{out} + V_{tp} - V_{dd} + \left( \frac{\beta_n}{\beta_p} \right) V_{tn})
\]

or \( V_{IL} = \frac{1}{(1 + \left( \frac{\beta_n}{\beta_p} \right) )} \)

For \( \frac{\beta_n}{\beta_p} = 1 \) and \( V_{out} \approx V_{dd} \)

\[
V_{IL} = \frac{1}{8}(3V_{dd} + 2V_{tn})
\]

**Region 3: Vin = V_{inv}**

At this point, both the transistors are in the saturation condition as represented by the point C.

\[
V_{gs}^{pd} = V_{in}
\]

\[
V_{gs}^{pu} = V_{in} - V_{dd} = V_{inv} - V_{dd}
\]
\[ I_{dsn} = \frac{1}{2} K_n \frac{W_n}{L_n} (V_{inv} - V_{tn})^2 \]
\[ I_{dsp} = \frac{1}{2} K_p \frac{W_p}{L_p} (V_{inv} - V_{dd} - V_{tp})^2 \]

Equating
\[ \frac{\beta_n}{2} (V_{inv} - V_{tn})^2 = -\frac{\beta_p}{2} (V_{inv} - V_{dd} - V_{tp})^2 \]
\[ \frac{V_{inv} - V_{dd} - V_{tp}}{V_{inv} - V_{tn}} = -\sqrt{\frac{\beta_n}{\beta_p}} \]
\[ V_{inv} \left( 1 + \sqrt{\frac{\beta_n}{\beta_p}} \right) = V_{dd} + V_{tp} + V_{dd} + V_{tn} \sqrt{\frac{\beta_n}{\beta_p}} \]
\[ V_{inv} = \frac{V_{dd} + V_{tp} + V_{dd} + V_{tn} \sqrt{\frac{\beta_n}{\beta_p}}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}} \]

For \( \beta_n = \beta_p \) and \( V_{tn} = -V_{tp} \), \( V_{inv} = \frac{V_{dd}}{2} \)

**Region 4: \( V_{inv} < V_{in} \leq V_{dd} - V_{tp} \)**

The nMOS transistor moves from the saturation region to the linear region, whereas the pMOS transistor remains in saturation.
\[ I_{dsn} = \beta_n \left[ (V_{in} - V_{tn})V_o - \frac{V_o^2}{2} \right] \text{ and } I_{dsp} = -\beta_p (V_{in} - V_{dd} - V_{tp})^2 \]

Equating, \( I_{dsn} = -I_{dsp} \)
\[ \beta_n \left[ (V_{in} - V_{tn})V_o - \frac{V_o^2}{2} \right] = \beta_p (V_{in} - V_{dd} - V_{tp})^2 \]

Equating, \( I_{dsn} = I_{dsp} \)
\[ \frac{\beta_n}{2} \left[ 2(V_{gsn} - V_{tn})V_{gsn} - V_{gsn}^2 \right] = \frac{\beta_p}{2} (V_{gsn} - V_{tp})^2 \]

Substituting, \( V_{gsn} = -(V_{dd} - V_{in}) \) and \( V_{dsp} = -(V_{dd} - V_{out}) \)
\[ \frac{\beta_n}{2} \left[ 2(V_{in} - V_{tn})V_{out} - V_{out}^2 \right] = \frac{\beta_p}{2} (V_{in} - V_{dd} - V_{tp})^2 \]

Differentiating both sides with respect to \( V_{in} \), we get
\[ \beta_n \left[ (V_{in} - V_{tn}) \frac{dV_{out}}{dV_{in}} + V_{out} - V_{out} \left( \frac{dV_{out}}{dV_{in}} \right) \right] = \beta_p (V_{in} - V_{dd} - V_{tp}) \]
Substituting \( V_{in} = V_{IH} \), \( \frac{dV_{out}}{dV_{in}} = -1 \)
\[ V_{IH} = \frac{V_{dd} + V_{tp} + \left(\frac{\beta_n}{\beta_p}\right) \cdot (2V_{out} + V_{tn})}{1 + \left(\frac{\beta_n}{\beta_p}\right)} \]

For \( \frac{\beta_n}{\beta_p} = 1 \)

\[ V_{IH} = \frac{1}{8} (5V_{dd} - 2V_{tn}) \]

For a symmetric inverter, \( V_{IH} + V_{IL} = V_{dd} \)

\[ \text{NM}_L = V_{IL} - V_{OL} = V_{IL} \]

\[ \text{NM}_H = V_{OH} - V_{IH} = V_{dd} - V_{IH} = V_{IL} \]

**Region 5:**
In this region, the pull-up pMOS transistor remains OFF and the pull-down nMOS transistor goes to deep saturation. However, the current flow through the circuit is zero as the p transistor is OFF and the output voltage \( V_O = 0 \).

❖ **Key features of the CMOS inverter**

✓ It may be noted that unlike the use of nMOS enhancement- or depletion-mode transistor as a pull-up device, in this case, there is no current flow either for ‘0’ or ‘1’ inputs. So, there is no static power dissipation.

✓ Current flows only during the transition period. So, the static power dissipation is very small.

✓ Moreover, for low and high inputs, the roll of the pMOS and nMOS transistors are complementary; when one is OFF, the other one is ON. That is why this configuration is known as the complementary MOS or CMOS inverter.

✓ Another advantage is that full high and low levels are generated at the output.

✓ Moreover, the output voltage is independent of the relative dimensions of the pMOS and nMOS transistors. In other words, the CMOS circuits are ratioless.

❖ **\( \beta_n/\beta_p \) Ratio:**

\[ \frac{\beta_n}{\beta_p} = 1 \]

\[ \frac{\beta_n}{\beta_p} = 0.3 \]

\[ \frac{\beta_n}{\beta_p} = 3.0 \]

✓ *As we have mentioned earlier, the low- and high-level outputs of a CMOS inverter are not dependent on the inverter ratio.*

✓ *However, the transfer characteristic is a function of the \( \beta_n/\beta_p \) ratio.*
✓ The transfer characteristics for three different ratio values are plotted in Figure.
✓ Here, we note that the voltage at which the gate switches from high to low level ( $V_{\text{inv}}$) is dependent on the $\beta_n/\beta_p$ ratio.
✓ $V_{\text{inv}}$ increases as $\beta_n/\beta_p$ decreases.
✓ For a given process technology, the $\beta_n/\beta_p$ can be changed by changing the channel dimensions, i.e., the channel length and width. Keeping $L$ the same, if we increase $W_n/W_p$ ratio, the transition moves towards the left and as $W_n/W_p$ is decreased, the transition moves towards the right as show in Figure.

❖ Comparison of the Inverters

<table>
<thead>
<tr>
<th>Inverters</th>
<th>$V_{\text{LO}}$</th>
<th>$V_{\text{HI}}$</th>
<th>Noise Margin</th>
<th>Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resistor</td>
<td>Weak</td>
<td>Strong</td>
<td>Poor for low</td>
<td>High</td>
</tr>
<tr>
<td>nMOS depletion</td>
<td>Weak</td>
<td>Strong</td>
<td>Poor for low</td>
<td>High</td>
</tr>
<tr>
<td>nMOS enhancement</td>
<td>Weak</td>
<td>Weak</td>
<td>Poor for low and high</td>
<td>High</td>
</tr>
<tr>
<td>Psuedo-nMOS</td>
<td>Weak</td>
<td>Strong</td>
<td>Poor for low</td>
<td>High</td>
</tr>
<tr>
<td>CMOS</td>
<td>Strong</td>
<td>Strong</td>
<td>Good</td>
<td>Low</td>
</tr>
</tbody>
</table>

❖ Inverter ratio in Different Situations

✓ An nMOS inverter driven by another inverter

Assuming $Z_{\text{pu}} = L_{\text{pu}}/W_{\text{pu}}$ and $Z_{\text{pd}} = L_{\text{pd}}/W_{\text{pd}}$, where $Z$ is known as the aspect ratio of the MOS devices

$$\text{Inverter Ratio} = \frac{Z_{\text{pu}}}{Z_{\text{pd}}} = \frac{4}{1}$$

✓ An inverter driven through one or more passtransistors

$$\text{Inverter Ratio} = \frac{Z_{\text{pu2}}}{Z_{\text{pd2}}} = \frac{4.0 Z_{\text{pu1}}}{2.5 Z_{\text{pd1}}} \text{ or } \frac{Z_{\text{pu2}}}{Z_{\text{pd2}}} \approx 2 \frac{Z_{\text{pu1}}}{Z_{\text{pd1}}} = \frac{8}{1}$$

$$\text{Inverter Ratio} = \frac{Z_{\text{pu}}}{Z_{\text{pd}}} \geq 8/1$$
Switching Characteristics

(a) Parasitic capacitances of a CMOS inverter. (b) CMOS Complementary metal–oxide–semiconductor

Internal Parasitic Capacitances of an MOS Transistor:
✓ Equivalent lumped capacitance \( C_L = C_{dgn} + C_{dgp} + C_{dbn} + C_{dbp} + C_{int} + C_{gn} + C_{gp} \)
✓ Estimation of load capacitance
✓ Delay-Time Estimation
Fall time delay
\[ t_{phl} = \frac{V_{dd}}{\beta_n} \times \frac{C_L}{(V_{dd} - V_{tn})^2} \]

Rise time delay
\[ t_{plh} = \frac{C_L}{\beta_p} \times \frac{1}{V_{dd} \left(1 - \left|\frac{V_{tp}}{V_{dd}}\right|\right)^2} \]

Delay time: By taking average of the rise and fall delay time
\[ t_d = \left[ \frac{L_n}{K_n W_n} + \frac{L_p}{K_p W_p} \right] \frac{C_L}{V_{dd} \left(1 - \frac{V_t}{V_{dd}}\right)^2} \]

✓ Ring-Oscillator
The time period can be expressed as the sum of the six delay times:

\[ T = t_{ph1} + t_{ph2} + t_{ph3} + t_{ph4} + t_{ph5} + t_{ph6} \]

\[ T = 6t_d = 2.3t_d \]

For an n-stage inverter, the Time Period \( T = 2n t_d \). Frequency of oscillation \( f = \frac{1}{2nt_d} \) or \( t_d = \frac{1}{2nf} \).

Used for on-chip clock generation.

It does not provide a stable or accurate clock frequency due to dependence on temperature and other parameters.

To generate stable and accurate clock frequency, an off-chip crystal is used to realize a crystal oscillator.

**Delay Parameters**

- Various parameters such as Resistance and Capacitance of the transistors along with wiring and parasitic capacitances
- **Resistance Estimation**
One slab of conducting material

\[ R_{AB} = \frac{\rho L}{tW} = \frac{\rho L}{A} \Omega, \text{ where } A \text{ is the cross section area} \]

Consider the case in which \( L = W \), then

\[ R_{AB} = \frac{\rho}{t} = R_s \Omega, \text{ where } R_s \text{ is defined as the resistance per square or the sheet resistance} \]

\[ I_{ds} = \beta \left[ (V_{gs} - V_t)V_{ds} - \frac{V_{ds}^2}{2} \right] \]

Assuming \( V_{ds} \ll (V_{gs} - V_t) \), \( I_{ds} = \frac{\beta(V_{gs} - V_t)}{1} \cdot V_{ds} \),

\[ R_C = \frac{V_{ds}}{I_{ds}} = \frac{V_{ds}}{\beta(V_{gs} - V_t)} \]

\[ R_C = \frac{1}{\mu C_g(V_{gs} - V_t)W} = K \left( \frac{L}{W} \right), \text{ where } K = \frac{1}{\mu C_g(V_{gs} - V_t)} \]

- \( K \) may take the value between 1000 to 3000 \( \Omega/\text{sq.} \).
- Sheet resistance (Ohm/Sq.) of different conductors

<table>
<thead>
<tr>
<th>Layer</th>
<th>Min.</th>
<th>Typical</th>
<th>Max.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Metal</td>
<td>0.03</td>
<td>0.07</td>
<td>0.1</td>
</tr>
<tr>
<td>Diffusion</td>
<td>10</td>
<td>25</td>
<td>100</td>
</tr>
<tr>
<td>Silicide</td>
<td>2</td>
<td>3</td>
<td>6</td>
</tr>
<tr>
<td>Poly-silicon</td>
<td>15</td>
<td>20</td>
<td>30</td>
</tr>
<tr>
<td>n-channel</td>
<td>-</td>
<td>10\text{\textsc{a}}</td>
<td>-</td>
</tr>
<tr>
<td>P-channel</td>
<td>-</td>
<td>2.5 \times 10\text{\textsc{a}}</td>
<td>-</td>
</tr>
</tbody>
</table>

✓ Area capacitance of different layers

\[ C = \frac{\varepsilon_0\varepsilon_{ins}A}{D} \text{ Farads} \]

Where \( D \) is the thickness of the silicon dioxide

\( A \) is the area of place

\( \varepsilon_0 \) is the relative permittivity of \( \text{SiO}_2 \)

\( \varepsilon_{ins} = 8.85 \times 10^{-14} \text{F.cm, permittivity of free space} \)

<table>
<thead>
<tr>
<th>Capacitance</th>
<th>Value of pF/(\mu\text{m}^2)</th>
<th>Relative Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate to channel</td>
<td>( 4 \times 10^{-4} )</td>
<td>1</td>
</tr>
<tr>
<td>Diffusion</td>
<td>( 1 \times 10^{-4} )</td>
<td>0.25</td>
</tr>
<tr>
<td>Poly-Silicon</td>
<td>( 4 \times 10^{-4} )</td>
<td>0.1</td>
</tr>
<tr>
<td>Metal 1</td>
<td>( 0.3 \times 10^{-4} )</td>
<td>0.075</td>
</tr>
<tr>
<td>Metal 2</td>
<td>( 0.2 \times 10^{-4} )</td>
<td>0.50</td>
</tr>
<tr>
<td>Metal 2 To Metal</td>
<td>( 0.4 \times 10^{-4} )</td>
<td>0.15</td>
</tr>
<tr>
<td>Metal 2 To Poly</td>
<td>( 0.3 \times 10^{-4} )</td>
<td>0.075</td>
</tr>
</tbody>
</table>
✓ **Standard unit of Capacitance**
  o Standard unit of Capacitance $C_g$ is defined as the gate-to-channel capacitance of a minimum-size MOS transistor.
  o It gives a value approximate to the technology and can be conveniently used in calculations without associating with the absolute value.
  o Considering 5 μm technology, where gate area = 5 μm x 5 μm = 25 μm$^2$, area capacitance = $4 \times 10^{-4}$ pF/cm$^2$.
  o Therefore, standard value of $C_g = 25 \times 4 \times 10^{-4}$ pF = 0.01 pF.
✓ **Delay Unit**

❖ **Driving Large Capacitive Loads**
✓ **Super Buffers**

✓ **BiCMOS Inverters**

(a) A Conventional BiCMOS Inverter; (b) Output Characteristics of Static CMOS and BiCMOS
MOS Combinational Circuits

Introduction:

✓ There are two basic approaches of realizing digital circuits by metal–oxide–semiconductor (MOS) technology: switch logic and gate logic.
✓ A switch logic is based on the use of “pass transistors” or transmission gates, just like relay contacts, to steer logic signals through the device.
✓ On the other hand, gate logic is based on the realization of digital circuits using inverters and other conventional gates, as it is typically done in transistor–transistor logic (TTL) circuits.
✓ Moreover, depending on how circuits function, they can also be categorized into two types: static and dynamic gates.
✓ In case of static gates, no clock is necessary for their operation and the output remains steady for as long as the supply voltage is maintained.
✓ Dynamic circuits are realized by making use of the information storage capability of the intrinsic capacitors present in the MOS circuits.

❖ Pass-Transistor logic:

Pass-transistor Output Driving Another Pass-transistor Stage
(a) Relay logic to realize \( f = a + b'c \).
(b) Pass-transistor network corresponding to relay logic.
(c) Proper pass-transistor network for \( f = a + b'c \)

✓ **Realizing Pass-Transistor Logic**
  - Realization of 2-to-1 and 4-to-1 Multiplexer
  - \( f(a,b)=g_0a'b'+g_1a'b+g_2ab'+g_3ab \)

(a) A 2-to-1 Multiplexer. (b) A 4-to-1 Multiplexer Circuit using Pass-transistor Network

(a) Multiplexer realization of \( f = a'b + ab' \)
(b) Minimum Transistor Pass-Transistor Realization of \( f = a'b + ab' \)

✓ **Advantages and Disadvantages**
  (a) Ratioless:
  (b) Powerless:
  (c) Lower area
However, pass-transistor logic suffers from the following disadvantages:
1. When a signal is steered through several stages of pass transistors, the delay can be considerable.
2. There is a voltage drop (\(V_{\text{out}} = V_{\text{dd}} - V_{tn}\)) as we steer the signal through nMOS transistors. This reduced level leads to high static currents at the subsequent output inverters and logic gates. In order to avoid this, it is necessary to use additional hardware known as the swing restoration logic at the gate output.
3. Pass-transistor structure requires complementary control signals. Dual-rail logic is usually necessary to provide all signals in the complementary form. As a consequence, two MOS networks are again required in addition to the swing restoration and output buffering circuitry.

✓ **Pass Transistor Logic families**
  - Complementary Pass-Transistor Logic (CPL)
  - Swing-Restored Pass-Transistor Logic (SRPL)
  - Double Pass-Transistor Logic (DPL)
  - Single-Rail Pass-Transistor Logic (SRPL)

<table>
<thead>
<tr>
<th>Logic Style</th>
<th>#MOS Networks</th>
<th>Output Driving</th>
<th>I/O Decoupling</th>
<th>Swing Restorations</th>
<th>#Rails</th>
<th>Robustness</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS</td>
<td>2n</td>
<td>Med/ good</td>
<td>Yes</td>
<td>No</td>
<td>Single</td>
<td>High</td>
</tr>
<tr>
<td>CPL</td>
<td>2n+6</td>
<td>Good</td>
<td>Yes</td>
<td>Yes</td>
<td>Dual</td>
<td>Medium</td>
</tr>
<tr>
<td>SRPL</td>
<td>2n0+4</td>
<td>Poor</td>
<td>No</td>
<td>Yes</td>
<td>Dual</td>
<td>Low</td>
</tr>
<tr>
<td>DPL</td>
<td>4n</td>
<td>Good</td>
<td>Yes</td>
<td>No</td>
<td>Dual</td>
<td>High</td>
</tr>
<tr>
<td>LEAP</td>
<td>n+3</td>
<td>Good</td>
<td>Yes</td>
<td>Yes</td>
<td>Single</td>
<td>Medium</td>
</tr>
<tr>
<td>DCVSPG</td>
<td>2n+2</td>
<td>Medium</td>
<td>Yes</td>
<td>No</td>
<td>Dual</td>
<td>Medium</td>
</tr>
</tbody>
</table>

❖ **Gate logic:**

✓ **Fan-In and Fan-Out**
- Fan-in is the number of signal inputs that the gate processes to generate some output.
- The fan-out is the number of logic inputs driven by a gate
✓ nMOS NAND and NOR Gates

(a) $n$-input nMOS NAND gate; (b) equivalent circuits; and (c) $n$-input nMOS NOR gate

- For nMOS NAND Gate,
  - Aspect ratio $\frac{Z_{pu}}{Z_{npd}} \geq \frac{4}{1}$
  - Requires a considerably larger area than those of the corresponding nMOS inverter
- For nMOS NOR Gate,
  - Aspect ratio of the pull-up to any pull down transistor will be the same as that of an inverter, irrespective of the number of inputs of the NOR gate
  - Requires a reasonable area because of pull-up transistor geometry is not affected by the number of inputs.
  - Use of NOR gate in circuit realization is preferred compared to that of NAND gate, when there is a choice.

✓ CMOS Realization - General CMOS network

- CMOS NAND Gates - $n$-input CMOS NAND gate
\[ V_{\text{inv}} = \frac{V_{dd} + V_{dd} + \frac{V_{\text{th}}}{n} \sqrt{\frac{n \beta_n}{n \beta_p}}}{1 + \frac{1}{n} \sqrt{\frac{n \beta_n}{n \beta_p}}} \]

(a) Equivalent Circuit of \( n \)-input Complementary MOS (CMOS) NAND Gate; and (b) Transfer Characteristics of \( n \)-input CMOS NAND Gate

- CMOS NOR Gates

\[ V_{\text{inv}} = \frac{V_{dd} + V_{dd} + nV_{\text{th}} \sqrt{\frac{n \beta_n}{n \beta_p}}}{1 + n \sqrt{\frac{n \beta_n}{n \beta_p}}} \]

(a) \( n \)-input Complementary MOS (CMOS) NOR gate and (b) The Equivalent Circuit

✓ Switching Characteristics
(a) Pull-up transistor tied together with a load capacitance; and (b) equivalent circuit

Intrinsic time constant

\[ t_{dr} = \frac{R_n}{n} \left( \frac{n \cdot C_{outp}}{n} + \frac{R_p}{n} \right) \]

(a) Pull-down transistors along with load capacitance \( C_L \), and (b) equivalent circuit

Fall time

\[ t_{df} = nR_n \left( \frac{C_{outn}}{n} + n \cdot C_{outp} + C_{L} \right) + 0.35R_pC_{inn}(n - 1)^2 \]

✓ **CMOS NOR Gate**

\[ t_{df} = \frac{R_n}{n} \left( \frac{n \cdot C_{outp}}{n} \right) + C_{L} \]

\[ t_{dr} = nR_n \left( \frac{C_{outp}}{n} + n \cdot C_{outn} + C_{L} \right) + 0.35R_pC_{inn}(n - 1)^2 \]

✓ **CMOS Complex Logic Gates**
(a) Realization of a function $f$ by complementary MOS (CMOS) gate;
(b) Realization of $f = A' + BC$;
(c) Realization of $S = A'B + AB'$

**MOS Dynamic Circuits:**
- In static circuits, the output voltage levels remain unchanged as long as inputs are kept the same and the power supply is maintained.
- nMOS static circuits have two disadvantages:
  - They draw static current as long as power remains ON, and they require larger chip area because of “ratioed” logic.
  - These two factors contribute towards slow operation of nMOS circuits.
- Although there is no static power dissipation in a full-complementary CMOS circuit, the logic function is implemented twice, one in the pull-up p-network and the other in the pull-down n-network.
- Due to the extra area and extra number of transistors, the load capacitance on gates of a full-complementary CMOS is considerably higher.
- As a consequence, speeds of operation of the CMOS and nMOS circuits are comparable.
- The CMOS not only has twice the available current drive but also has twice the capacitance of nMOS.
- The trade-off in choosing one or the other is between the lower power of the CMOS and the lower area of nMOS (or pseudo nMOS).
- In MOS circuits, the capacitances need not be externally connected.
- Excellent insulating properties of silicon dioxide provide very good quality gate-to-channel capacitances, which can be used for information storage.
- The advantage of low power of full-complementary CMOS circuits and smaller chip area of nMOS circuits are combined in dynamic circuits leading to circuits of smaller area and lower power dissipation.
- MOS dynamic circuits are also faster in speed.
- However, these are not free from disadvantages.
- Like any other capacitors, charge stored on MOS capacitors also leak.
- To retain information, it is necessary to periodically restore information by a process known as refreshing.
- There are other problems like charge sharing and clock skew leading to hazards and races.

✓ **Single-Phase Dynamic Circuits**
✓ The single-phase clock consists of a sequence of pulses having high (logic 1) and low (logic 0) levels with width $W$ and time period $T$ as shown in Figure (a).

✓ A single phase clock has two states (low and high) and two edges per period.

✓ The schematic diagram of a single-phase dynamic nMOS inverter is shown in Figure (b).

✓ The circuit dissipates power when the output is low and the clock is high.

✓ Another problem arising out of single-phase clocked logic is known as clock skew problem.

✓ This is due to a delay in a clock signal during its journey through a number of circuit stages.

✓ This results in undesired signals like glitch, hazards, etc.

(a) Single-phase clock; and (b) single-phase n-type MOS (nMOS) inverter

(a) 2-input singlephase NAND; and (b) 2-input single-phase NOR gate

✓ Two-phase Dynamic Circuits
Two-phase clock; and (b) A Two-Phase Clock Generator Circuit

✓ CMOS Dynamic Circuits

Realization of function \( f = x_3(x_1 + x_2) \) using (a) static complementary MOS (CMOS), (b) dynamic CMOS with n-block, and (c) dynamic CMOS with p-block

✓ Advantages and Disadvantages
✓ The number of transistors required for a circuit with fan-in \( N \) is \( (N + 2) \), in contrast to \( 2N \) in case of state CMOS circuit.
✓ Not only dynamic circuits require \( (N + 2) \) MOS transistors but also the load capacitance is substantially lower than that for static CMOS circuits.
✓ This is about 50% less than static CMOS and is closer to that of nMOS (or pseudo nMOS) circuits.
✓ But, here full pull-down (or pull-up) current is available for discharging (or charging) the output capacitance.
✓ Therefore, the speed of the operation is faster than that of the static CMOS circuits.
✓ Moreover, dynamic circuits consume static power closer to the static CMOS.
✓ Therefore, dynamic circuits provide superior (area-speed product) performance compared to its static counterpart.
✓ For example, a dynamic NOR gate is about five times faster than the static CMOS NOR gate.
✓ The speed advantage is due to smaller output capacitance and reduced overlap current.
✓ Disadvantages
  o Charge Leakage Problem
  o Charge Sharing Problem
  o Clock Skew Problem
✓ Domino CMOS Circuits
Domino CMOS circuits have the following advantages:

- Since no DC current path is established either during the pre-charge phase or during the evaluation phase, domino logic circuits have lower power consumption.
- As n-block is only used to realize the circuit, domino circuits occupy lesser chip area compared to static CMOS circuits.
- Due to lesser number of MOS transistors used in circuit realization, domino CMOS circuits have lesser parasitic capacitances and hence faster in speed compared to static CMOS.

✓ **NORA Logic**
UNIT-3

Sources of Power Dissipation

❖ Introduction:
✓ Static Power Dissipation
✓ Dynamic Power Dissipation

❖ Short-circuit Power Dissipation
✓ Short-circuit power dissipation occurs when both the nMOS and pMOS networks are ON.
✓ This can arise due to slow rise and fall times of the inputs

\[
P_{sc} = V_{dd}I_{mean} = \frac{\beta}{12}(V_{dd} - 2V_t)^3\tau f = \frac{\beta}{12}V_{dd}^3(1 - 2\frac{V_t}{V_{dd}})^3\tau f
\]

❖ Switching Power Dissipation
✓ As the input and output values keep on changing, capacitive loads at different circuit points are charged and discharged, leading to power dissipation.
✓ This is known as *switching power* dissipation

\[
P_{shortcircuit} = t_{sc} \times V_{dd} \times I_{peak} \times f_{clock} = \frac{\mu e_{ox}W}{12LD} \times (V_{dd} - V_{th})^3 \times t_{sc} \times f_{clock}
\]

❖ Glitching Power Dissipation
✓ Due to a finite delay of the logic gates, there are spurious transitions at different nodes in the circuit.
✓ Apart from the abnormal behavior of the circuits, these transitions also result in power dissipation known as *glitching power* dissipation.
Leakage Power Dissipation

- $I_1$ is the reverse-bias p–n junction diode leakage current;
- $I_2$ is the reverse-biased p–n junction current due to tunneling of electrons from the valence bond of the p region to the conduction bond of the n region;
- $I_3$ is the subthreshold leakage current between the source and the drain when the gate voltage is less than the threshold voltage $V_t$;
- $I_4$ is the oxide-tunneling current due to a reduction in the oxide thickness;
- $I_5$ is gate current due to hot-carrier injection of elections;
- $I_6$ is the GIDL current due to a high field effect in the drain junction;
- $I_7$ is the channel punch-through current due to the close proximity of the drain and the source in short-channel devices.

Static power dissipation occurs due to various leakage mechanisms.
- Reverse-bias p–n junction diode leakage current
- Reverse-biased p–n junction current due to the tunneling of elections from the valence bond of the p region to the conduction bond of the n region, known as band-to-band-tunneling current
- Subthreshold leakage current between source and drain when the gate voltage is less than the threshold voltage $V_t$. Various mechanisms which affect the subthreshold leakage current are:
  1. Drain-induced barrier lowering (DIBL)
  2. Body effect
  3. Narrow-width effect
  4. Effect of channel length and $V_{th}$ roll-off
  5. Effect of temperature
    - Oxide-tunneling current due to a reduction in the oxide thickness
    - Gate current due to a hot-carrier injection of electrons
    - Gate-induced drain-leakage (GIDL) current due to high field effect in the drain junction
    - Channel punch-through current due to close proximity of the drain and the source in short-channel devices

❖ **Supply Voltage Scaling for Low Power**

- **Static Voltage Scaling (SVS)** In this case, fixed supply voltages are applied to one or more subsystems or blocks.
- **Multilevel Voltage Scaling (MVS)** This is an extension of the SVS, where two or few fixed discrete voltages are applied to different blocks or subsystems.
- **Dynamic Voltage and Frequency Scaling (DVFS)** This is an extension of the MVS, where a large number of discrete voltages are applied in response to the changing workload conditions of the subsystems.
- **Adaptive Voltage Scaling (AVS)** This is an extension of the DVFS, where a closeloop control system continuously monitors the workload and adjusts the supply voltage.

❖ **Device Features Size Scaling**

- **S-Scaling Factor**
- **Constant-Field Scaling**

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Before Scaling</th>
<th>After Scaling</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel length</td>
<td>$L$</td>
<td>$L' = L/S$</td>
</tr>
<tr>
<td>Channel width</td>
<td>$W$</td>
<td>$W' = W/S$</td>
</tr>
<tr>
<td>Gate oxide thickness</td>
<td>$t_{ox}$</td>
<td>$t_{ox}' = t_{ox}/S$</td>
</tr>
<tr>
<td>Junction depth</td>
<td>$x_j$</td>
<td>$x_j' = x_j/S$</td>
</tr>
<tr>
<td>Power supply voltage</td>
<td>$V_{dd}$</td>
<td>$V_{dd}' = V_{dd}/S$</td>
</tr>
<tr>
<td>Threshold voltage</td>
<td>$V_{th}$</td>
<td>$V_{th}' = V_{th}/S$</td>
</tr>
<tr>
<td>Doping Densities</td>
<td>$N_A$</td>
<td>$N_A' = N_A/S$</td>
</tr>
<tr>
<td></td>
<td>$N_D$</td>
<td>$N_D' = N_D/S$</td>
</tr>
</tbody>
</table>

Effects of constant-field scaling on the key device parameters

<table>
<thead>
<tr>
<th>Quality</th>
<th>Before Scaling</th>
<th>After Scaling</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate Capacitance</td>
<td>$C_g$</td>
<td>$C_g' = C_g/S$</td>
</tr>
<tr>
<td>Drain Current</td>
<td>$I_D$</td>
<td>$I_D' = I_D/S$</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>$P$</td>
<td>$P' = P/S^2$</td>
</tr>
<tr>
<td>Power Density</td>
<td>$P/Area$</td>
<td>$P'/Area'$</td>
</tr>
<tr>
<td>Delay</td>
<td>$t_d$</td>
<td>$t_d' = t_d/S$</td>
</tr>
<tr>
<td>Energy</td>
<td>$E = P \cdot t_d$</td>
<td>$E' = (1/S^2)E$</td>
</tr>
</tbody>
</table>
Constant-Voltage Scaling

Constant-voltage scaling of the device dimensions, voltages, and doping densities

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Before Scaling</th>
<th>After Scaling</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel length</td>
<td>L</td>
<td>L'=L/S</td>
</tr>
<tr>
<td>Channel width</td>
<td>W</td>
<td>W'=W/S</td>
</tr>
<tr>
<td>Gate oxide thickness</td>
<td>t_{ox}</td>
<td>t_{ox}'=t_{ox}/S</td>
</tr>
<tr>
<td>Junction depth</td>
<td>x_{j}</td>
<td>x_{j}'=x_{j}/S</td>
</tr>
<tr>
<td>Power supply voltage</td>
<td>V_{dd}</td>
<td>V_{dd}'=V_{dd}</td>
</tr>
<tr>
<td>Threshold voltage</td>
<td>V_{to}</td>
<td>V_{to}'=V_{to}</td>
</tr>
<tr>
<td>Doping Densities</td>
<td>N_{A}</td>
<td>N_{A}'=N_{A}.S</td>
</tr>
<tr>
<td></td>
<td>N_{D}</td>
<td>N_{D}'=N_{D}.S</td>
</tr>
</tbody>
</table>

Effects of constant-voltage scaling on the key device parameters

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Before Scaling</th>
<th>After Scaling</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate Capacitance</td>
<td>C_{g}</td>
<td>C_{g}'=C_{g}/S</td>
</tr>
<tr>
<td>Drain Current</td>
<td>I_{D}</td>
<td>I_{D}'=I_{D}/S</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>P</td>
<td>P'=P.S</td>
</tr>
<tr>
<td>Power Density</td>
<td>P/\text{Area}</td>
<td>P'/\text{Area}'=S^{2}P/\text{Area}</td>
</tr>
<tr>
<td>Delay</td>
<td>t_{d}</td>
<td>t_{d}'=t_{d}/S</td>
</tr>
</tbody>
</table>

Short-Channel Effects
Short-channel effects arise when channel length is of the same order of magnitude as depletion region thickness of the source and drain junctions or when the length is approximately equal to the source and drain junction depths.

Architecture-level Approaches

- Architectural-level refers to register-transfer-level (RTL), where a circuit is represented in terms of building blocks such as adders, multipliers, read-only memories (ROMs), register files, etc..
- High-level synthesis technique transforms a behavioral-level specification to an RTL-level realization.
- It is envisaged that low-power synthesis technique on the architectural level can have a greater impact than that of gate-level approaches.
- Possible architectural approaches are: parallelism, pipelining, and power management.

Parallelism for Low Power
Impact of parallelism on area, power, and throughput

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Without Vdd Scaling</th>
<th>With Vdd Scaling</th>
</tr>
</thead>
<tbody>
<tr>
<td>Area</td>
<td>2.2X</td>
<td>2.2X</td>
</tr>
<tr>
<td>Power</td>
<td>2.2X</td>
<td>0.227X</td>
</tr>
<tr>
<td>Throughput</td>
<td>2X</td>
<td>1X</td>
</tr>
</tbody>
</table>

\[ P_{\text{par}} \approx 0.277 P_{\text{ref}} \]

Multi-Core for Low Power
Power in multi-core architecture

<table>
<thead>
<tr>
<th>Number of Cores</th>
<th>Clock in MHz</th>
<th>Core Supply Voltage</th>
<th>Total Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>200</td>
<td>5</td>
<td>15.0</td>
</tr>
<tr>
<td>2</td>
<td>100</td>
<td>3.6</td>
<td>8.94</td>
</tr>
</tbody>
</table>
✓ Pipelining for Low Power

Impact of pipelining on area, power, and throughput

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Without Vdd Scaling</th>
<th>With Vdd Scaling</th>
</tr>
</thead>
<tbody>
<tr>
<td>Area</td>
<td>1.15X</td>
<td>1.15X</td>
</tr>
<tr>
<td>Power</td>
<td>2.0X</td>
<td>0.28X</td>
</tr>
<tr>
<td>Throughput</td>
<td>2X</td>
<td>1X</td>
</tr>
</tbody>
</table>

\[ P_{pipe} \approx 0.28P_{ref} \]

✓ Combining Parallelism with Pipelining

Impact of parallelism and pipelining on area, power, and throughput

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Without Vdd Scaling</th>
<th>With Vdd Scaling</th>
</tr>
</thead>
<tbody>
<tr>
<td>Area</td>
<td>2.5X</td>
<td>2.5X</td>
</tr>
<tr>
<td>Power</td>
<td>5.0X</td>
<td>0.1125X</td>
</tr>
<tr>
<td>Throughput</td>
<td>4X</td>
<td>1X</td>
</tr>
</tbody>
</table>

\[ P_{parpipe} \approx 0.1125P_{ref} \]

❖ Voltage Scaling Using High-Level Transformations

✓ For automated synthesis of digital systems, high-level transformations such as dead code elimination, common sub-expression elimination, constant folding, in-line expansion and loop unrolling are typically used to optimize the design parameters such as the area and throughput.

✓ These high-level transformations can also be used to reduce the power consumption either by reducing the supply voltage or the switched capacitance.

❖ Multilevel Voltage Scaling

✓ A number of studies have shown that the use of multiple supply voltages results in the reduction of dynamic power from less than 10 % to about 50 %, with an average of about 40 %.

✓ It is possible to use more than two, say three or four, supply voltages.

✓ However, the benefit of using multiple Vdd saturates quickly.

✓ Extending the approach to more than two supply voltages yields only a small incremental benefit.

✓ The major gain is obtained by moving from a single Vdd to a dual Vdd.

✓ It has been found that in a dual-Vdd/single-Vt system, the optimal lower Vdd is about 60–70 % of the original Vdd.

✓ The optimal supply voltage depends on the threshold voltage Vt of the MOS transistors as well.

❖ Challenges

✓ Voltage Scaling Interfaces
✓ Converter Placement
✓ Floor Planning, Routing, and Placement
✓ Static Timing Analysis
✓ Power-Up and Power-Down Sequencing
✓ Clock Distribution
✓ Low-Voltage Swing
**Dynamic Voltage and Frequency Scaling**
- DVFS has emerged as a very effective technique to reduce CPU energy.
- The technique is based on the observation that for most of the real-life applications, the workload of a processor varies significantly with time and the workload is bursty in nature for most of the applications.
- The energy drawn for the power supply, which is the integration of power over time, can be significantly reduced.
- This is particularly important for battery-powered portable systems.

**Adaptive Voltage Scaling**
A better alternative that can overcome this limitation is the adaptive voltage scaling (AVS) where a close-loop feedback system is implemented between the voltage scaling power supply and delay-sensing performance monitor at execution time.
UNIT IV
Minimizing Switched Capacitance

❖ **System-level Approaches**
✓ It is well known that the same functionality can be either realized by hardware or by software or by a combination of both.
✓ The hardware-based approach has the following characteristic:
  • Faster
  • Costlier
  • Consumes more power
✓ On the other hand the software-based approaches the following characteristics:
  • Cheaper
  • Slower
  • Consumes lesser power

❖ **Transmeta’s Crusoe Processor**
✓ Transmeta’s Crusoe processor is an interesting example that demonstrated that processors of high performance with remarkably low power consumption can be implemented as hardware–software hybrids.
✓ The approach is fundamentally software based, which replaces complex hardware with software, thereby achieving large power savings.

❖ **Role of Code Morphing Software**
✓ The Code Morphing software mediates between x86 software and the VLIW engine.
✓ It is fundamentally a dynamic translation system.
✓ A program that translates instructions from one instruction set architecture to another instruction set architecture.
✓ Here, x86 code is compiled into VLIW code of the Crusoe processor.
✓ Code Morphing software insulates x86 programs from the hardware engine’s native instruction set.
✓ The code morphing software is the only program that is written directly for the VLIW processor.
**Superscalar Architecture and VLIW Architecture**

- Both superscalar and VLIW architectures implement a form of parallelism called instruction-level parallelism within a single processor.
- VLIW incurs lower power dissipation
- Superscalar out-of-order architecture

---

**Basic Concept of Bus Encoding**

- Switching activity can be reduced by coding the address bit before sending over the bus.
- This is done introducing sample to sample correlation such that total number of bit transitions is reduced.
- Similarly, communicating data bits in an appropriately coded form can reduce the switching activity.
  - Gray Coding
  - One-Hot Coding
  - Bus-Inversion Coding
  - T0 Coding

**Encoder and decoder blocks to reduce switching activity**

- It is possible to save a significant amount of power, reducing the number of transactions, i.e., the switching activity, at the processors’ I/O interface.
- One possible approach for reducing the switching activity is to suitably encode the data before sending over the I/O interface.
- A decoder is used to get back the original data at the receiving end

**Switching activity of a modulo-7 counter using binary and Gray codes for state encoding**

The reduction in the number of bit transitions for the two types of coding is given below:
Gray Coding

✓ A gray code sequence is a set of numbers in which adjacent numbers have only one bit difference.
✓ On the other hand, the number of transitions vary from 1 to n (n/2 on the average) as shown in the adjacent table.

The power dissipations of the bus driver decreases because of the reduction of switching activity.

One-Hot Coding

✓ Both encoder and decoder are memory-less
✓ The most important advantage of this approach is that the number of
transitions for transmission of any pair of data words one after the other is
two: one 0-to-1 and one 1-to-0.
✓ The reduction in dynamic power consumption can be computed
✓ Although one-hot encoding provides a large reduction in switching activity,
the number of signal lines increases exponentially (2n) with n. For example,
for n = 8, the number of signal lines is m = 256, and reduction in switching
activity is 75 %.

❖ Bus-Inversion Coding

✓ Another redundant coding scheme is bus-inversion coding, which requires only one
redundant bit i.e., m = n + 1 for the transmission of data words.
✓ It may be noted that this approach is not applicable to address busses.

❖ T0 Coding
✓ In T0 encoding, after sending the first address, the same address is sent for
infinite streams of consecutive addresses.
✓ The receiver side is informed about it by sending an additional bit known as
increment (INC) bit.
✓ However, if the address is not consecutive, then the actual address is sent.
✓ The T0 code provides, zero transition property for infinite streams of
consecutive addresses.

❖ Basic Concept of Clock Gating
✓ It has been observed that a major component of processor power is the clock power
(50% of the total power).
✓ So, there is scope for large reduction of power dissipation by using suitable technique
to remove a large number of unnecessary transitions.
✓ Such transitions can be suppressed without affecting functionality.
✓ One of the most successful and commonly used low power technique is clock gating.

❖ Three levels of clock gating granularity
✓ Module-level clock gating: Large reduction in power but there is limited opportunity.
✓ Register-level clock gating: There is more opportunity compared to module level
clock gating, but lesser reduction of power.
Cell-level clock gating: Provides many more opportunities and it lends itself to automated insertion and can result in massively clock gated designs.

**Clock Gating Granularity Challenges**
Although CG helps to reduce dynamic power dissipation, it introduces several challenges in the application-specific integrated circuit (ASIC) design flow. Some of the important issues are as follows:
- Clock latency
- Effect of clock skew
- Clock tree synthesis
- Physical CG
- Testability concern

**Basic Concept of Gated-clock FSMs**
- There are conditions when the next state and output values do not change (idle condition).
- Clocking the circuit during this idle condition leads to unnecessary wastage of power.
- The clock can be stopped, if the idle conditions can be detected.
- This saves power both in the combinational circuit as well as the registers/latches.

**FSM State Encoding**
- State encoding can be used to reduce power dissipation in an FSM
- In the state assignment phase of an FSM, each state is given a unique code.
- It has been observed that states assignment strongly influences the complexity of its combinational logic part used to realize the FSM.
- Traditionally state assignment has been used to optimize the area and delay of the circuit.
- It can also be used to reduce switching activity for the reduction of the dynamic power.
- State-transition diagram of the “11111” sequence detector

State assignments using Gray code and binary code for sequence detector
Basic Concept of FSM Partitioning

- The idea is to decompose a large FSM into several smaller FSMs with smaller number of state registers and combinational blocks.
- Out of all the FSMs, only the active FSMs receive clock and switching inputs, and the others are idle and consume no dynamic power.
- This is the basic concept of reducing dynamic power by partitioning an FSM.
**Operand Isolation**

- Operand isolation is a technique for power reduction in the combinational part of the circuit. Here the basic concept is to “shutoff” logic blocks when they do not perform any useful computation.
- Shutting-off is done by not allowing the inputs to toggle in clock cycles when the output of the block is not used.
- In the following example, the output of the adder is loaded into the latch only when $S_1$ is 1 and $S_2$ is 0.
- So, input lines of the adder may be gated based on this condition, as shown in the diagram.

**Precomputation**

- Precomputation is a technique in which selective computation of output values is done in advance using a much simpler circuit than the original circuit.
- Precomputed values are used to reduce the switching activity in the subsequent cycles.
Combinational circuit sandwiched between two registers

Generalized schematic diagram to perform precomputation

❖ **Logic Styles for Low Power**

✓ *Static CMOS Logic*
✓ *Dynamic CMOS Logic*
✓ *PTL*

❖ **Static CMOS Logic**

✓ Advantages
  o Ease of fabrication
  o Good noise margin
  o Robust
  o Lower switching activity
  o Good input/output decoupling
  o No charge sharing problem
✓ Disadvantages
  o Larger number of transistors (larger chip area and delay)
  o Spurious transitions due to finite propagation delays from one logic block to the next, leading to extra power dissipation and incorrect operation
  o Short-circuit power dissipation
  o Weak output driving capability
  o Large number of standard cells requiring substantial engineering effort for technology mapping

❖ **Advantages of Dynamic CMOS Logic**

  o Combines the advantage of low power of static CMOS and lower chip area of
  o pseudo-nMOS
The number of transistors is substantially lower compared to static CMOS, i.e.,
\[ N + 2 \text{ versus } 2N \]
Faster than static CMOS
No short-circuit power dissipation occurs in dynamic CMOS, except when static
pull-up devices are used to reduce charge sharing.
No spurious transitions and glitching power dissipation, since any node can undergo at the most one power-consuming transition per clock cycle

❖ **Disadvantages of Dynamic CMOS Logic:**
- Higher switching activity
- Not as robust as static CMOS
- Clock skew problem in cascaded realization
- Suffers from charge sharing problem
- Suffers from charge leakage problem requiring precharging at regular interval
- Difficult to implement power-down circuits
- Matured synthesis tools not available

❖ **Advantages of PTL**
- Lower area due to smaller number of transistors and smaller input loads.
- As the PTL is ratioless, minimum dimension transistor can be used. This makes pass-transistor circuit realization very area efficient.
- No short-circuit current and leakage current, leading to lower power dissipation.

❖ **Disadvantages of PTL**
- When a signal is steered through several stages of pass transistors, the delay can be considerable.
- There is a voltage drop as we steer signal through nMOS transistors. To overcome this problem, it is necessary to use swing restoration logic at the gate output.
- Pass-transistor structure requires complementary control signals. Dual-rail logic is usually necessary to provide all signals in complementary form.
- Double intercell wiring increases wiring complexity, and capacitance by a considerable amount.
- There is possibility of sneak path.
UNIT V
Minimizing Leakage Power

5.1 INTRODUCTION:

➢ Due to aggressive device-size scaling, the very-large-scale integration (VLSI) technology has moved from the millimetre to nanometre era by providing increasingly higher performance along the way.
➢ Performance improvement has been continuously achieved primarily because of the gradual decrease of gate capacitances.
➢ However, as the supply voltage must continue to scale with device-size scaling to maintain a constant field, the threshold voltage of the metal–oxide–semiconductor (V<sub>cc</sub>/V<sub>t</sub>) and hence performance.
➢ Unfortunately, the reduction of V<sub>t</sub> leads to an exponential increase in the subthreshold leakage current.
➢ As a consequence, the leakage power dissipation has gradually become a significant portion of the total power dissipation.
➢ For example, for a 90-nm technology, the leakage power is 42% of the total power and for a 65-nm technology, the leakage power is 52% of the total power.
➢ This has led to vigorous research work to develop suitable approaches for leakage power minimization.

![Fig. 5.1 Gate delay time (a) and sub-threshold leakage current (b) dependence on threshold voltage](image)

➢ As the supply voltage is scaled down, the delay of the circuit increases. Particularly, there is a dramatic increase in delay as the supply voltage approaches the threshold voltage. This tends to limit the advantageous range of the supply voltage to a minimum of about twice the threshold voltage. The delay can be kept constant if the threshold voltage is scaled at the same ratio as the supply voltage; i.e. the ratio of Vt/Vdd is kept constant. Unfortunately, as the threshold voltage is scaled down, the sub-threshold leakage current increases drastically, as shown in Fig. 5.1a. Moreover, the delay increases with an increase in threshold voltage when the supply voltage is kept constant as shown in Fig. 5.1b.
➢ The threshold voltage is the parameter of importance for the control leakage power. As leakage power has an exponential dependence on the threshold voltage and all the leakage power reduction techniques are based on controlling the threshold voltage either statically or dynamically.
➢ The leakage power reduction techniques can be categorized into two broad types—standby and run-time leakage.
When a circuit or a part of it is not in use, it is kept in the standby mode by a suitable technique such as clock gating. The clock gating helps to reduce the dynamic power dissipation, but leakage power dissipation continues to take place even when the circuit is not in use. There are several approaches such as transistor stacking, variable-threshold-voltage complementary metal–oxide–semiconductor (VTCMOS), and multiple-threshold-voltage complementary metal–oxide–semiconductor (MTCMOS), which can be used to reduce the leakage power when a circuit is in the standby condition.

On the other hand, there are several approaches for the reduction of the leakage power when a circuit is in actual operation. These are known as run-time leakage power reduction techniques. It may be noted that run-time leakage power reduction techniques also reduce the leakage power even when the circuit is in standby mode. As leakage power is a significant portion of the total power, importance of run-time leakage power reduction is becoming increasingly important.

Classification on leakage power reduction techniques is also possible based on whether the technique is applied at the time of fabrication of the chip or at run time. The approaches applied at fabrication time can be classified as static approaches. On the other hand, the techniques that are applied at run time are known as dynamic approaches.

Run-time leakage power reduction based on multi-threshold-voltage CMOS (MTCMOS) has been addressed the power-gating technique to minimize leakage power.

- Isolation Strategy
- State Retention Strategy
- Power-gating Controllers
- Power Management Techniques
- Dual-Vt Assignment Technique
- Delay-constrained Dual-Vt Technique
- Energy Constraint
- Dynamic Vt Scaling Technique

5.2 Fabrication of Multiple Threshold Voltages:

- The present-day process technology allows the fabrication of MOSFETs of multiple threshold voltages on a single chip.
- This has opened up the scope for using dual-Vt CMOS circuits to realize high-performance and low-power CMOS circuits.
- The basic idea is to use high-Vt transistors to reduce leakage current and low-Vt transistors to achieve high performance.
- Various fabrication techniques used for implementing multiple threshold voltages in a single chip as follows

5.2.1. Multiple Channel Doping:

The most commonly used technique for realizing multiple-Vt MOSFETs is to use different channel-doping densities based on the following expression:

$$ V_{th} = V_{fb} + 2\tau_B + \frac{\sqrt{2\varepsilon_{Si}q_Na(2\tau_B + V_{fb})}}{C_{ox}} $$

Where $V_{fb}$ is the flat-band voltage, $N_a$ is the doping density in the substrate, and $\tau_B = kT / q(Lx (Na / x))$. 

5.2.2. Dual-Vt Assignment Technique:

The Dual-Vt Assignment Technique involves assigning different threshold voltages to different parts of the circuit to optimize performance and power consumption.

5.2.3. Delay-constrained Dual-Vt Technique:

The Delay-constrained Dual-Vt Technique focuses on minimizing the delay of critical paths while still reducing leakage power.

5.2.4. Energy Constraint:

The Energy Constraint Technique aims to reduce the total energy consumption of the circuit by minimizing both dynamic and leakage power.

5.2.5. Dynamic Vt Scaling Technique:

The Dynamic Vt Scaling Technique adjusts the threshold voltage dynamically to balance performance and power consumption based on the current operating conditions.
Based on this expression, the variation of threshold voltage with channel-doping density is shown in Fig. 5.2.

A higher doping density results in a higher threshold voltage.

However, to fabricate two types of transistors with different threshold voltages, two additional masks are required compared to the conventional single-Vt fabrication process.

This makes the dual-Vt fabrication costlier than single-Vt fabrication technology.

Moreover, due to the non-uniform distribution of the doping density, it may be difficult to achieve dual threshold voltage when these are very close to each other.

5.2.2. Multiple Oxide CMOS:

The expression for the threshold voltage shows a strong dependence on the value of $C_{ox}$, the unit gate capacitance. Different gate capacitances can be realized by using different gate oxide thicknesses. The variation of threshold voltage with oxide thickness ($t_{ox}$) for a 0.25-μm device is shown in Fig. 5.3. Dual-Vth MOSFETs can be realized by depositing two different oxide thicknesses. A lower gate capacitance due to higher oxide thickness not only reduces subthreshold leakage current but also provides the following benefits:

- Reduced gate oxide tunnelling because the oxide tunnelling current exponentially decreases with the increase in oxide thickness.
- Reduced dynamic power dissipation due to reduced gate capacitance, because of higher gate oxide thickness. Although the increase in gate oxide thickness has the above benefits, it has some adverse effects due to an increase in short-channel effect. For short-channel devices as the gate oxide thickness increases, the aspect ratio (AR), which is defined by $AR = \frac{\text{lateral dimension}}{\text{vertical dimension}}$, decreases:
Where \( \varepsilon_{\text{si}} \) and \( \varepsilon_{\text{ox}} \) are silicon and oxide permittivities, \( L \), \( t_{\text{ox}} \), \( W_{\text{dm}} \), and \( X_j \) are channel length, gate oxide thickness, depletion depth, and junction depth, respectively.

\[
AR = \frac{L}{\left[ t_{\text{ox}} \left( \frac{\varepsilon_{\text{si}}}{\varepsilon_{\text{ox}}} \right) \right]^{1/3} W_{\text{dm}}^{1/3} X_j^{1/3}},
\]

Fig. 5.4 Variation of threshold voltage with oxide thickness for constant Aspect Ratio (AR)

Immunity to the short-channel effect decreases as the AR value reduces. Figure 5.4 shows the channel lengths for different oxide thicknesses to maintain AR. A sophisticated process technology is required for fabricating multiple oxide CMOS circuits.

5.2.3. **Multiple Channel Length:**

Fig. 5.5 Variation of threshold voltage with channel length

In the case of short-channel devices, the threshold voltage decreases as the channel length is reduced, which is known as Vth roll-off. This phenomenon can be exploited to realize transistors of dual threshold voltages. The variation of the threshold voltage with channel length is shown in Fig. 5.5. However, for transistors with feature sizes close to 0.1 \( \mu \text{m} \), halo techniques have to be used to suppress the short-channel effects. As the Vth roll-off becomes very sharp, it turns out to be a very difficult task to control the threshold voltage near the minimum feature size. For such technologies, longer channel lengths for higher Vth transistors increase the gate capacitance, which leads to more a dynamic power dissipation and delay.

5.2.4. **Multiple Body Bias:**

The application of reverse body bias to the well-to-source junction leads to an increase in the threshold voltage due to the widening of the bulk depletion region, which is known as body effect. This effect can be utilized to realize MOSFETs having multiple threshold voltages. However, this necessitates separate body biases to be
applied to different nMOS transistors, which means the transistors cannot share the same well. Therefore, costly triple-well technologies are to be used for this purpose.

Another alternative is to use silicon-on-insulator (SoI) technology, where the devices are isolated naturally. In order to get best of both the worlds, i.e. a smaller delay of low-Vt devices and a smaller power consumption of high-Vt devices, a balanced mix of both low-Vt and high-Vt devices may be used. The following two approaches can be used to reduce leakage power dissipation in the standby mode.

**5.3 APPROACHES FOR MINIMIZING LEAKAGE POWER**

- **VTCMOS Approach**
  - VTCMOS circuits make use of the body effect to reduce the subthreshold leakage current, when the circuit is in normal mode

- **MTCMOS Approach**
  - In this approach, MOSFETs with two different threshold voltages are used in a single chip.
  - It uses two operational modes—*active* and *sleep* for efficient power management.

- **Dual-Vt Assignment Approach (DTCMOS)**

**VTCMOS and MTCMOS Approach**

- In case of VTCMOS, basic principle is to adjust threshold voltage by changing substrate bias. Transistors initially have low Vth during normal operation and substrate bias is altered using substrate bias control circuit. The threshold is increased by using reverse body bias when the circuit is not in use. Effective in reducing leakage power dissipation in standby mode and it involved additional area and higher circuit complexity. So, it is a post-silicon approach.

- On the other hand, in case of MTCMOS approach MOS transistors of multiple threshold voltages are fabricated in which a power gating transistor is inserted in the stack between the logic transistors and either power or ground, thus creating a virtual supply rail or a virtual ground rail, respectively. The logic block contains all low-Vth transistors for fastest switching speeds while the switch transistors, header and footer, are built using high-Vth transistors to minimize the leakage power dissipation. So, it is a pre-silicon approach.

- **Standby and Runtime Leakage Power**
  Standby leakage power dissipation takes place when the circuit is not in use, i.e. inputs do not change and clock is not applied.
  On the other hand, runtime leakage power dissipation takes place when the circuit is being used.

**5.4 Adiabatic Logic Circuits**

- Static complementary metal–oxide–semiconductor (CMOS) circuits are extremely successful in terms of market share because of many advantages such as lower power dissipation, reliable operation and availability of computer-aided design (CAD) synthesis tools.

- We have seen that all the circuit nodes make a rail-to-rail (0 and Vdd) transition for each switching event and the supply voltage Vdd remains constant.

- As a consequence, the output node makes a transition from 0 to Vdd with a load capacitance $C_L$, an energy of $C_L V^2dd$ is drawn from the power supply.
✓ Out of this, $1/2C_LV^2_{dd}$ is stored in the capacitor and the remaining half is dissipated in the p-type metal–oxide–semiconductor (pMOS) network.

✓ Subsequently, when the output node switches from $V_{dd}$ to 0, the energy that was stored in the capacitor is dissipated in the n-type metal–oxide–semiconductor (nMOS) network.

✓ The power dissipation that takes place because of these switching events is converted to heat, which is ultimately released to the environment. This has far-reaching consequences like global warming. To reduce power dissipation, the circuit designers can reduce the supply voltage, decrease the node capacitance or minimize the number of switching events. In the preceding chapters, we have discussed these approaches.

✓ A novel approach to achieve energy dissipation below this lower limit of $C_LV^2_{dd}$. This has resulted in a new class of circuits known as ‘adiabatic circuit’. Adiabatic switching is a circuit-level approach that has made it possible to realize the ultra-low-power computing applications without scaling the supply voltage. The term ‘adiabatic’ refers to the thermodynamic processes that exchange no heat with the environment. The electric charge transfer between various circuit nodes can be considered as the process. In adiabatic CMOS circuits, the energy consumption is minimized by slowing down the charge transport between the drain and source terminals of the metal–oxide–semiconductor field-effect transistor (MOSFET) switch and recovering the energy without dissipating as heat.

**Conventional charging of a capacitor $C$ through a resistor $R$**

✓ Conventional charging of a capacitor leads to the dissipation of an energy of $1/2C_LV^2_{dd}$

$$E_{diss} = \left(\frac{RC}{T}\right) C V_c(T)^2$$
Adiabatic Amplification

Step 1: Input X and its complement are applied to the circuit, which remain stable in the following steps.
Step 2: The amplifier is activated by applying VA, which is a slow ramp voltage from 0 V to Vdd.
Step 3: One of the two capacitors which is connected through the transmission gate is adiabatically charged to VA and the other one is clamped to 0 V in transition time T.
Step 4: After the charging is complete, the output signal pair remains stable and can be used as inputs to the next stage of the circuit.
Step 5: The amplifier is de-energized by ramping the voltage from VA to 0 V. In this step, the energy that was stored in C is transferred back to the power supply.

Adiabatic realization of the AND/ NAND gate

5.5 Battery-Driven System
✓ In recent years there large proliferation of portable computing and communication equipment, such as laptops, palmtops, cellphones, etc. and the growth rate of these portable equipment is very high.
✓ The complexity of these devices is also increasing with time, leading to larger energy consumption.
✓ As these devices are battery operated, battery life is of primary concern.
✓ Unfortunately, the battery technology has not kept up with the energy requirement of the portable equipment.
Moreover, the commercial success of these products depend on weight, cost and battery life.
Low power design methodology is very important to make these battery-operated devices commercially viable.

Battery-Driven System Design

Battery-driven system design involves the use of one or more of the following techniques:
- Voltage and Frequency Scaling
- Dynamic Power Management
- Battery-Aware Task Scheduling
- Battery Scheduling and Management
- Static Battery Scheduling
- Terminal Voltage-Based Battery
- Discharge Current-Based Battery Scheduling
- Battery-Efficient Traffic Shaping and Routing

Rate capacity effect for rechargeable batteries
- Dependency between the actual capacity and the magnitude of the discharge current depends on the availability of active region.
- When discharge rate is high, surface of the cathode gets coated with insoluble compound.
- This prevents access to many active areas and consequent reduction of actual capacity of the battery.
- As a result, a higher rate of discharge leads to a lower available capacity.
- This is known as Rate Capacity effect.

Recovery effect for rechargeable batteries.
- Availability of charge carriers depends on the concentration of positively charged ions near the cathode.
- When heavy current is drawn, rate at which positively charged ions consumed at the cathode is more than supplied.
  - This improves as the battery is kept idle for some duration.
  - As a consequence, the battery voltage recovers in idle periods

Non-increasing profile effect of a battery
- It has been experimentally verified that if the tasks consuming higher power are scheduled first followed by tasks with decreasing power consumption, then energy available in the battery is larger compared to other schedules. This is known as non-increasing profile effect.

Basic steps of battery aware task scheduling
- There are three steps. In the first step, an early deadline first (EDF) based schedule is made, provided the task dependencies are not violated.
- In the second step, the task schedule is modified by scheduling the tasks in the non increasing order of the current loads provided the deadlines and the task dependencies are not violated.
In the third step, starting from the last task, the slack obtained at the end of the task is utilized to get the optimal pair of supply voltage and the body bias voltage.

❖ Reverse Body Biasing (RBB)

With the advancement of technology, as the process technology further gets lower, the energy due to static power becomes more significant, and the algorithm using RBB to reduce the leakage current provides larger saving in power dissipation.

5.6 CAD Tools for Low Power VLSI Circuits

Limitation
- In RTL coding there is no provision to use Multi-Vt, Multi-Vdd, Body biasing and power gating in RTL synthesis.
- So, the static power reduction techniques cannot be used.
- As supply voltage and the operating frequency are also not handled at the RTL level, the dynamic power can be reduced primarily by reducing the switching activity $\alpha$. Commonly used techniques in RTL synthesis to reduce $\alpha$ are:
  - Bus encoding
  - Clock gating
  - FSM state assignment