DIGITAL LOGIC DESIGN NUMBER SYSTEM

Presented by

Mr. K.M.D.Rajesh babu,

Assistant Professor,

Department of ECE, Vemu Institute of Technology

MODULE-III NUMBERSYSTEMS

Number systems: Complements of Numbers, Codes- Weighted and Non-weighted codes and its Properties, Parity check code and Hamming code.

Boolean Algebra: Basic Theorems and Properties, Switching Functions- Canonical and Standard Form, Algebraic Simplification, Digital Logic Gates, EX-OR gates, Universal Gates, Multilevel NAND/NOR realizations

- Number System is a way to represent the numbers in the computer architecture. There are four different types of the number system, such as:
 - Binary number system (base 2)

 - Decimal number system(base 10)
 - Hexadecimal number system (base 16).


BINARY	OCTAL	DECIMAL	HEXA DECIMAL
Has 2 symbols	Has 8 symbols	Has 10symbols	Has 16 symbols
Symbols are 0,1	Symbols are 0,1,2,3,4,5,6 and7	Symbols are from 0-9	Symbols are from 0-9 and A,B,C,D,E,F
BIT position value system	Position value system	Position value system	Position value system
Value expressed in base of 2	Value expressed in base of 8	Value expressed in base of 10	Value expressed in base of 16
(101010) ₂	(765) ₈	(925) ₁₀	(F2F1) ₁₆

REPRESENTATION OF NUMBERS: Binary Facts to Remember:


- Binary numbers are made up of only 0's and 1's.
- A binary number is represented with a base-2
- A bit is a single binary digit.

Binary system





REPRESENTATION OF NUMBERS: Octal




Octal Point Octal Numbering System (base 8)

Characters = 0,1,2,3,4,5,6,7

4 3 7 = 4x64+ 3x8 + 7x1


64's place B's place 1's place

written 437 or 4378



29363

REPRESENTATION OF NUMBERS: Decimal




REPRESENTATION OF NUMBERS: Hexa decimal

Decimal	Binary	Hexadecimal
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
10	1010	A
11	1011	в
12	1100	С
13	1101	a
14	1110	E
15	1111	F

Hexadecimal Weighting 16³ 16² 16¹ 16⁰


5C8A

Conversion between Numbers: Binary to Decimal




Find the equivalent decimal number for binary 1010₂


Place values	2^{3}		22		21		20	
Binary	1		0		1		0	
Conversion	1x2	3	Ox	2 ²	1x	21	0x2°	
Decimal	8	+	0	+	2	+	0	



10


Conversion between Numbers: Octal to Decimal





99

Conversion between Numbers: Hexadecimal to Decimal




(1 A)₁₆
$$\rightarrow$$
 Hexadecimal
10
10 * 16⁰ = 10
1 * 16¹ = 16
 \checkmark
16 + 10 = 26


$$(1A)_{16} = (26)_{10}$$

Converted Decimal of Hexadecimal

Conversion between Numbers: Decimal to Binary




Conversion between Numbers: Decimal to Octal



Multiplication	Result	Integer Po	ortion	Fraction Portion
0.45 × 8	3.60		3	.60
0.60 × 8	4.80		4	.80
0.80 × 8	6.40		6	.40
0.40 × 8	3.20		3	.20
0.20 × 8	1.60	1	1	.60

(.45)10 = (.34631..)8


Conversion between Numbers: Decimal to Hexadecimal




Multiplication	Result	Integer Po	ortion	Fraction Portion
0.85 × 16	13.60		13(D)	.60
0.60×16	9.60		, 9	.60
0.60 × 16	9.60		9	.60


(.85)₁₀ = (.D99...)₁₆

Octal to Binary







Binary to Octal



To convert binary numbers into octal ones, you only have to make 3-bit groups and convert directly each group:





Binary to Hexa

Find the Hex Equivalent for Binary 1011010

> 101 1010 group 2 group 1


Group 2 containing only 3 bits, so add 0 to the left

 $\begin{array}{ccc} 0101 & 1010 \\ \hline \\ \hline \\ 5 & A \end{array}$


Binary 01010010 is equal to 5A

 $01010010_2 = 5A_{16}$


To convert binary numbers into hexadecimals, you only have to make 4-bit groups and convert directly each group:



Number Conversion chart



Number Conversion chart




Complements

r's Complements Ex: 2's and 10's . r's compliment of N is defined as $r^n - N$

r-1 's complements Ex: 1's and 9's (r-1)'s compliment of N is defined as $(r^n-1) - N$


Subtraction using 1's Complement


- 1. Take the minuend as it is and 1'c of subtrahend
- 2. Add the 1'C of subtrahend to minuend
- 3. If carry come in MSB remove the carry and add it to the 'sum' to get result
- 4. If carry does not come in MSB 1'C of 'sum' is the result



Subtraction using 1's Complement

- 1. Take the minuend as it is and 1'c of subtrahend
- 2. Add the 1'C of subtrahend to minuend
- 3. If carry come in MSB remove the carry and add it to the 'sum' to get result
- 4. If carry does not come in MSB 1'C of 'sum' is the result





Subtraction using 2's Complement

- 1. Take the minuend as it is and 2'c of subtrahend
- 2. Add the 2'C of subtrahend to minuend
- 3. If carry come in MSB discord the end carry and remaining value is the result
- 4. If carry does not come in MSB 2'C of 'sum' is the result

Given the two binary numbers X = 1010100 and Y = 1000011, perform the subtraction (a) X - Y and (b) Y - X using 2's complements.

 X = 1010100

 2's complement of Y = + 0111101

 Sum =
 10010001

 Discard end carry $2^7 =$ - 10000000

 Answer: X - Y = 0010001

(a)

Subtraction using 2's Complement

- 1. Take the minuend as it is and 2'c of subtrahend
- 2. Add the 2'C of subtrahend to minuend
- 3. If carry come in MSB discord the end carry and remaining value is the result
- 4. If carry does not come in MSB 2'C of 'sum' is the result

$$Y = 1000011$$

2's complement of X = + 0101100

Sum = 1101111

There is no end carry.

Answer: Y - X = -(2's complement of 1101111) = -0010001

Using 10's complement, subtract 72532 - 3250.

M = 72532

10's complement of $N =$	+ 96750
Sum =	169282
Discard end carry $10^5 =$	- <u>100000</u>
Answer =	69282

ANALOG AND DIGITAL ELECTRONICS BINARY CODES

- 1. The main characteristic of a weighted code is, each binary bit is assigned by a "weight" and values depend on the position of the binary bit.
- 2. The sum of the weights of these binary bits, whose value is 1 is equal to the decimal digit which they represent.
- 3.In other words, if w1, w2, w3 and w4 are the weights of the binary digits, and x1, x2, x3 and x4 are the corresponding bit values, then the decimal digit N=w4x4 + w3x3+w2x2+w1x1 is represented by the binary sequence x4x3x2x1.

Two types binary codes

Weighted Binary Systems and
 Non Weighted Codes.

 Weighted binary codes are those which follow the positional weighting principles wherein each position of the number represents a specific weight.

Ex: BCD(8421), 84-2-1, 2421, and 5043210 ...

 Non-weighted codes are codes that are not placed weighted. It means that each position within the binary number is not assigned a fixed value.

Ex: Excess-3 and Gray codes


Binary codes for the decimal digits


Decimal	(BCD) Pari	Evener 2	ó <i>۸</i> Դ ۱	101	(Biquinary)
digit	8421	Excess-3	84-2-1	2421	5043210
0	0000	0011	0000	0000	0100001
1	0001	0100	0111	0001	0100010
2	0010	0101	0110	0010	0100100
3	0011	0110	0101	0011	0101000
4	0100	0111	0100	0100	0110000
5	0101	1000	1011	1011	1000001
6	0110	1001	1010	1100	1000010
7	0111	1010	1001	1101	1000100
8	1000	1011	1000	1110	1001000
9	1001	1100	1111	1111	1010000

Decimal	BCD	Excess-3	
	8421	BCD + 0011	
0	0 0 0 0	0011	
1	0 0 0 1	0 1 0 0	
2	0010	0 1 0 1	
3	0011	0 1 1 0	
4	0 1 0 0	0111	
5	0 1 0 1	1000	
6	0 1 1 0	1001	
7	0 1 1 1	1010	
8	1000	1011	
9	1001	1 1 0 0	

Grey Code to Binary Conversion

Convert the Grey code 1010 to its equivalent Binary





BINARY TO GIRAY CONVERSION
Convert (10110)₂ to gray code
MSB
$$(1010)_2$$
 to gray code
MSB $(1010)_2$ to gray code
MSB $(1010)_2$ to gray code
 $(10110)_2$ to gray code

Decimal	BCD	Gray
0	0 0 0 0	0 0 0 0
1	0001	0 0 0 1
2	0010	0 0 1 1
3	0011	0 0 1 0
4	0 1 0 0	0 1 1 0
5	0 1 0 1	0 1 1 1
6	0 1 1 0	0 1 0 1
7	0 1 1 1	0 1 0 0
8	1000	1 1 0 0
9	1001	1 1 0 1

DIGITAL LOGIC DESIGN PARITY CHECK CODE AND HAMMING CODE.

Presented by


Mr. K.M.D.Rajesh babu, Assistant Professor, Department of ECE, Vemu institute of Technology


Parity check code


- Parity check is a simple way to add redundancy bits to the packets such that the total number of 1's is even (or odd).
- A single bit is appended to the end of each frame, the bit is 1 if the data portion of the frame has odd number of 1's. Otherwise, it is 0.
- The total number of 1's in each data frame is always even.
- The problem with this approach is that if there are even number of errors, it can not be detected
- Therefore it has a one bit *error detection* capability but no *error correction* capability.

Networks must be able to transfer data from one device to another with complete accuracy.

- \star Data can be corrupted during transmission.
- For reliable communication, errors must be detected and corrected.
- ★ Error detection and correction are implemented either at the data link layer or the transport layer of the OSI model.







Parity bits

Decimal no.	Message bits	Parity bits (even)	Parity bits (odd)
0	000	0	1
1	001	1	0
2	010	1	0
3	011	0	1
4	100	1	0
5	101	0	1
6	110	0	1
7	111	1	0

Hamming code

- It is an error detection and correction code
- Invented by Richard W. Hamming
- Steps involved in the Hamming code
 - 1. Selecting the number of redundant bits
 - 2. Choosing the location of redundant bits
 - 3. Assigning the values to redundant bits
 - 4. How to detect and correct the error in the hamming code?

Selecting the number of parity bits

$$2^P \ge n + P + 1$$

For example msg bits n=4

Let p=2

 $2^2 \ge 4 + 2 + 1$ $4 \ge 7 \text{(condition fail)}$

Let p=3

 $2^3 \ge 4 + 2 + 1$

 $8 \ge 8$ (condition true)

So select 3 parity bits for 4 bit message to create hamming code

2. Choosing the location of parity bits

Bit Location	7	6	5	4	3	2	1
Bit designation	D4	D3	D2	P3	D1	P2	P1
Binary representation	111	110	101	100	011	010	001

3. Assigning the values to parity bits

Bit Location	7	6	5	4	3	2	1
Bit designation	D4	D3	D2	P3	D1	P2	P1
Binary representation	111	110	101	100	011	010	001
(data bits)							
(parity bits)							

 $P_1 = 3 xor 5 xor 7$

 $P_2 = 3 xor 6 xor 7$

 $P_3 = 5 xor 6 xor 7$

- How to detect and correct the error in the hamming code?.
- Given the 4 bit data word 1010, generate the 18 bit composite word for the hamming code that corrects and detects single errors.


Bit Location	7	6	5	4	3	2	1
Bit designation	D4	D3	D2	P 3	D1	P2	P1
Binary representation	111	110	101	100	011	01 0	001
(data bits)							
(parity bits)							

DIGITAL LOGIC DESIGN BOOLEAN ALGEBRA

Presented by

Mr. K.M.D.Rajesh babu, Assistant Professor, Department of ECE, Vemu Institute of Technology

Theorem Name	AND form	OR form
Identity	1.A=A	0+A=A
Null law	0.A=0	1+A=1
Idempotent law	A. A = A	A + A = A
Inverse law	A A' = 0	A + A' = 1
Commutative law	AB =BA	A+B =B+A
Associate law	(AB)C=A(BC)	(A+B)+C=A+(B+C)
Distributive law	A+BC = (A+B)(A+C)	A(B+C)= AB+AC
Absorption law	A(A+B)=A	A+AB=A
De Morgan's law	(AB)' = A' + B'	(A+B)' = A' B'




Consensus AB+A'C+BC=AB+A'C (A+B) (A'+C) (B+C)=(A+B) (A'+C)

 Transposition theorem (A+B)(A+C)= A + BC • Simplify the expression y=AB'D+AB'D'

Simplify the expression X=ACD+A'BCD


• Simplify AB'+ABC'+AB'C'D =AB'+AC'

- Combinational circuits are more frequently constructed with NAND or NOR gates rather than AND and OR gates.
- It is important to be able to recognize the relationships between AND-OR and NAND or NOR.
- NAND and NOR universal gates.




multilevel NAND diagram

- From the given Boolean expression, draw the logic diagram with AND, OR, and inverter gates. Assume that both the normal and complement inputs are available.
- Convert all AND gates to NAND gates with AND-invert graphic symbols.
- Convert all OR gates to NAND gates with invert-OR graphic symbols.
- Check all small circles in the diagram. For every small circle that is not compensated by another small circle along the same line, insert an inverter (one-input NAND gate) or complement the input variable.





- F = A + (BO + C)(D + BEO)
- From the given Boolean expression, draw the logic diagram with AND, OR, and inverter gates




(a) AND-OR diagram


- Convert all AND gates to NAND gates with AND-invert graphic symbols.
- Convert all OR gates to NAND gates with invert-OR graphic symbols






MULTI LEVEL NOR CIRCUITS








- From the given Boolean expression, draw the logic diagram with AND, OR, and inverter gates. Assume that both the normal and complement inputs are available.
- Convert all AND gates to NAND gates with AND-invert graphic symbols.
- Convert all OR gates to NAND gates with invert-OR graphic symbols.
- Check all small circles in the diagram. For every small circle that is not compensated by another small circle along the same line, insert an inverter (one-input NAND gate) or complement the input variable.

• F = (AB + E)(C + D)




Karnaugh Map Method - Up to five Variables, Don't Care Map Entries, Tabular Method.

Combinational Logic Circuits: Adders, Subtractors, comparators, Multiplexers, Demultiplexers, Encoders, Decoders and Code converters, Hazards and Hazard Free Relations.


KARANAUGH MAP


- *Boolean functions may be simplified by algebraic theorems. However, this procedure of minimization is awkward.
- *****KARANAUGH Map is a simple straightforward procedure.
- The map is made up of squares. Each square represents one minterm
 - A two-variable function has four possible minterms. We can rearrange these minterms into a Karnaugh map.

By recognizing various patterns, the user can derive alternative algebraic expressions for the same function, from which he can select the simplest one. We shall assume that the simplest algebraic expression is anyone in a sum of products or product of sums that has a minimum number of literals.



3 variable function





- One square represents one minterm, giving a term of three literals.
- Two adjacent squares represent a term of two literals.
- Four adjacent squares represent a term of one literal.
- Eight adjacent squares encompass the entire map and produce a function that is always equal to 1.

Simplify the Boolean function $F(x, y, z) = \sum (2, 3, 4, 5)$




FIGURE 3-4 Map for Example 3-1; $F(x, y, z) = \sum (2, 3, 4, 5) = x'y + xy'$

Given the following Boolean function: F = A'C + A'B + AB'C + BC

(a) Express it in sum of minterms,

(b) Find the minimal sum of products expression,

4-variable K-map

m_0	m_1	m_3	m_2	<i>w'x'</i>	'y'z'	w'x'y'z	w'x'yz	w'x'y 2
<i>m</i> ₄	<i>m</i> ₅	<i>m</i> ₇	m_6	w 'x	<i>y'z'</i>	w'x y'z	w'x y z	w 'x y z
<i>m</i> ₁₂	<i>m</i> ₁₃	<i>m</i> ₁₅	<i>m</i> ₁₄	w x	<i>y'z'</i>	w x y'z	w x y z	w x y z
<i>m</i> ₈	<i>m</i> 9	<i>m</i> ₁₁	<i>m</i> ₁₀	w <i>x</i> ′	'y'z'	w x' y' z	w x' y z	w x' y z

- 4 variable k-map has maximum of 16 minterms.
- Map has 16 square boxes
- Possibilities of adjacent squares

- One square represents one minterm, giving a term of four literals.
- Two adjacent squares represent a term of three literals.
- Four adjacent squares represent a term of two literals.
- Eight adjacent squares represent a term of one literal.
- Sixteen adjacent squares represent the function equal to 1.

• Simplify the Boolean function $F(w, x, y, z) = \sum (0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$



- The map method of simplification: convenient for < 5 variable
- The tabulation method overcomes this difficulty: specific step-by-step procedure
- It is also known as the Quine-McCluskey method.
- The tabular method of simplification consists of two parts
- Exhaustive search for *prime implicant*
- Find least number of literals from *prime implicant* search

Don't write or

DETERMINATION OF PRIVED INPIICANTS

- List of minterms that specify the function in first coloumn.
- The process compares each min term with every other minterm. If two min terms differ in only one variable, that variable is removed and remaining variables are considered.
- This process is repeated for every minterm until no further elimination of literals

Simplify the following Boolean function by using the tabulation method: $F(w, x, y, z) = \sum (0, 1, 2, 8, 10, 11, 14, 15)$



Step I: Group binary representation of the minterms according to the number of 1's contained

Step2: Any two min terms that differ from each other by only one variable can be combined,

and the unmatched variable removed. The minterms in one section are compared with

those of the next section down only.

Step 3: The terms of column (b) have only three variables. The searching and comparing process is repeated for the terms in column (b) to for place any image in this area

Step 4: The unchecked terms in the table form the prime implicant

Simplify the following Boolean function by using the tabulation method: F(w, x, y, z) $\sum (0, 1, 2, 8, 10, 11, 14, 15)$

lines

	а			n	be	E.	10	C				
W	Χ	У	Ζ		W	Χ	y z		W	Х	У	z
0-0	0	0	0	(0,1)-	0	0		(0, 2 8,10) (0, 8 2,10)	-	0	- () -	
1-0	0	0	1	(0,2)- (0,8)-	0	_	- 0 0 0		1		1	
2- 0 8- 1	0 0	_	0 0			U		(10,11,14,15) (10, 14, 11, 15)	1	-	1	-
10-1	0	1	0	(2,10)	-	0	10	F= W' X'Y' + X'Z'+	- W \	(
				(8, 10)	1	0 -	0					
11-1	0	1	1	(10,11)	1	0 1	I —					
14-1	1	1	0	(10,14)	1	_ ^	10					
15-1	1	1	1	(11,15)	1	-	1 1					

cCluskey mmimization



<u>Quine-McCluskey minimization</u>

Simplify the following Boolean function by using the tabulation method: $F(w, x, y, z) = \sum (1,4,6,7,8,9, 10, 11, 15)$


<u> </u>	(a)			b)	(c)	
0001	1	\checkmark	1, 9	(8)	8, 9, 10, 11 (1, 2)	
0100	4	\checkmark	4,6	(2)	8, 9, 10, 11 (1, 2)	
1000	8	V	8, 9 8, 10	$\begin{array}{ccc} (1) & \checkmark \\ (2) & \checkmark \end{array}$	*. <u></u> <u></u>	
0110	6	\checkmark				
1001	9	\checkmark	6,7	(1)		
1010	10	\checkmark	9, 11	(2) 🗸		
<i>µ.</i>			10, 11	(1) 🗸		
0111 1011	7 11	\checkmark	7, 15	(8)		Don't write or place any image
			11, 15	(4)		in this area
1111	15	\checkmark	u ,			

Quine-McCluskey minimization

	··· , , , , , ,		Prim	e implicar	nts					•	
	Decimal		_	B W X	inary y z	•			Term		
1, 9 (8				- 0					x'y'z	-	
4, 6 (2 6, 7 (1				0 1 0 1	- 0 1 -	-			w'xz' w'xy		
7, 15	(8)			- 1	1 1				xyz		
11, 15 8, 9, 1	5 (4) 10, 11 (1, 2)			$ \begin{array}{ccc} 1 & - \\ 1 & 0 \end{array} $	1 1	-			wyz wx '		
$\sqrt{x'y'z}$	1, 9	1 	4	6	7	8	9 X	10	11	15	
$\sqrt{w'xz'}$	4,6		X	X							
w'xy	6, 7		4	X	X					•	
xyz	7, 15				X	*				X	
wyz	11, 15								X	X	
√ wx′	8, 9, 10, 11		<u> </u>		. <u> </u>	<u>X</u>	X	<u>X</u>	<u>X</u>		
		\checkmark	\checkmark	\checkmark		\checkmark	\checkmark	\checkmark	\checkmark		



Logic circuits for digital systems may be combinational or sequential





- 1. The problem is stated.
- 2. Define input and output variables.
- 3. The input and output variables are assigned letter symbols.
- 4. Derive truth table (The truth table that defines the required relationships between
 - inputs and outputs is derived).
- 5. The simplified Boolean function for each



- Digital computers perform the **basic arithmetic** operation is the addition of two binary digits.
- A combinational circuit that performs the addition of two bits is called a *half-adder*. Performs the addition of three bits is *Full-adder*.

Half-Adder.

- **1. Define problem:** Addition of two binary digits.
- 2. Define i/o variables: input variables are 2 and
- output are 2

- 3. Assign x, y as input and Sum, Carry are output
- variables.




4. Define TT


X	У	Sum carry	
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

5. The simplify Boolean function $S = \overline{x} y + x \overline{y}$ C = xy




6. Draw the logic diagram





(e) $S = x \oplus y$ C = xy

> Don't write or place any image in this area



C = xy



- 1. Problem statement : A full-adder is a combinational circuit that forms the arithmetic sum of three input bits.
- 2. Define I/O: It consists of three inputs and two outputs
- 3. Notation: Input variables are denoted by x,y and Z and output are denoted by S,C.



4. Truth table

xyz	S	С	
000	0	0	
001	1	0	
010	1	0	
011	1	1	
100	1	0	
101	0	1	
110	0	1	
111	1	1	





5. Simplify the boolean function


S = x'y'z + x'yz' + xy'z' + xyzC = xy + xz + yz




6. Draw the logic diagram












6. Draw the logic diagram



$$S = z \oplus (x \oplus y)$$

= $z'(xy' + x'y) + z(xy' + x'y)'$
= $z'(xy' + x'y) + z(xy + x'y')$
= $xy'z' + x'yz' + xyz + x'y'z$


Don't write or place any image in this area

and the carry output is

$$C = z(xy' + x'y) + xy = xy'z + x'yz + xy$$



Logic circuits for digital systems may be combinational or sequential





- 1. The problem is stated.
- 2. Define input and output variables.
- 3. The input and output variables are assigned letter symbols.
- 4. Derive truth table (The truth table that defines the required relationships between
 - inputs and outputs is derived).
- 5. The simplified Boolean function for each



- Digital computers perform the **basic arithmetic** operation is the addition of two binary digits.
- A combinational circuit that performs the addition of two bits is called a *half-adder*. Performs the addition of three bits is *Full-adder*.

Half-Adder.

- **1. Define problem:** Addition of two binary digits.
- 2. Define i/o variables: input variables are 2 and
- output are 2

- 3. Assign x, y as input and Sum, Carry are output
- variables.




4. Define TT


X	У	Sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

5. The simplify Boolean function $S = \overline{x} y + x \overline{y}$ C = xy




6. Draw the logic diagram





(e) $S = x \oplus y$ C = xy

> Don't write or place any image in this area



C = xy



- 1. Problem statement : A full-adder is a combinational circuit that forms the arithmetic sum of three input bits.
- 2. Define I/O: It consists of three inputs and two outputs
- 3. Notation: Input variables are denoted by x,y and Z and output are denoted by S,C.



4. Truth table

xyz	S	С
000	0	0
001	1	0
010	1	0
011	0	1
100	1	0
101	0	1
110	0	1
111	1	1




5. Simplify the boolean function

S = x'y'z + x'yz' + xy'z' + xyzC = xy + xz + yz




6. Draw the logic diagram





6. Draw the logic diagram



$$S = z \oplus (x \oplus y)$$


= $z'(xy' + x'y) + z(xy' + x'y)'$
= $z'(xy' + x'y) + z(xy + x'y')$
= $xy'z' + x'yz' + xyz + x'y'z$

Don't write or place any image in this area

and the carry output is

$$C = z(xy' + x'y) + xy = xy'z + x'yz + xy$$





D = x'y'z + x'yz' + xy'z' + xyzB = x'y + x'z + yz






TABLE 5-2 Truth Table of a 3-to-8-Line Decoder

	Inputs			Outputs								
x	<u>y</u>	Z	<i>D</i> ₀	D_1	Dz	D3	D_4		D_{6}	D ₇		
0	0	0	1	0	0	0	0	0	0	0		
0	C	1	0	1	0	0	0	0	0	0		
0	1	0	0	0	1	0	0	0	0	0		
0	1	1	0	0	0	1	0	0	0	0		
1	0	0	0	0	0	0	1	0	0	0		
1	0	1	0	0	0	0	0	1	0	0		
1	1	0	0	0	0	0	0	0	1	0		
1	1	1	0	0	0	0	0	0	0	1		







TABLE 5-3 Truth Table of Octal-to-Binary Encoder

			Inp	uts				(Dutput	s
D ₀	D1	_D ₂	D ₃	<u>D</u> 4	Ds	<i>D</i> ₆	D7	<u>x</u>	<u>ÿ</u>	
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	Ò	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$z = D_1 + D_3 + D_5 + D_7$$
$$y = D_2 + D_3 + D_6 + D_7$$
$$x = D_4 + D_5 + D_6 + D_7$$







FIGURE 5-13

Octal-to-binary encoder

Enabled Decoder


Section 5-5 Decoders and Encoders




(a) Logic diagram

(b) Truth table

Implement a full-adder circuit with a decoder and two OR gates.




Implementation of a full-adder with a decoder






A 4 \times 16 decoder constructed with two 3 \times 8 decoders



- It is a combinational circuit
- Many input and one output
- Depending on select i/p, one of the data i/p is transferred to the o/p




- Example of multiplexers are $2^n X1$ where n = 1, 2, 3, 4, ... etc.
- For example 2x1
- Implement by following combinational design steps.



• Example of multiplexers are $2^n X1$ where n = 1, 2, 3, 4, ... etc.





A 4:1 Multiplexer Circuit







Construct a 8X1multiplexer using 4X1multiplexer









Construct a 16 : 1 Mux using only 2 : 1 Mux

Implement a 64:1 MUX using 8:1 MUXs.



- It is a combinational circuit
- Single input and many outputs
- Depending on select i/p, i/p is transferred to the any one of the selected o/p.
- Also known as data distributor.








TABLE 4-1 Truth Table for Code-Conversion Example

Input BCD				Output Excess-3 Code			
A	В	C	D	w	X	у	Z
0	0	0	0	0	0	1	1
0	0	0	1	0	I.	0	- 0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	I
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0



$$z = D'$$

$$y = CD + C'D' = CD + (C + D)'$$

$$x = B'C + B'D + BC'D' = B'(C + D) + BC'D'$$

$$= B'(C + D) + B(C + D)'$$

$$w = A + BC + BD = A + B(C + D)$$

