



# **VEMU INSTITUTE OF TECHNOLOGY**

P.Kothakota, Near Pakala, Chittoor (Dt.), AP - 517112

## **Three day Faculty Development Program (FDP)**

on

**“FPGA based controllers for Electrical  
Engineering Applications”**

**BY**

**Mr.P.Madhu,  
Managing Director,HIEE Empower  
Solutions Hyd**

**Date: 25-5-2018 to 27-5-2018**

**Target: Faculty Members**



# VEMU INSTITUTE OF TECHNOLOGY

P.Kothakota, Near Pakala, Chittoor(Dt.), AP - 517112

Date:23-05-2018

## CIRCULAR

A Three day Faculty Development Program (FDP) on "FPGA based controllers for Electrical Engineering Applications" from 25-5-2018 to 27-5-2018 will be conducted by Department of Electrical & Electronics Engineering Hence all the staff members are instructed to attend the FDP without fail.

HOB  
HEAD

DEPARTMENT OF EEE  
VEMU INSTITUTE OF TECHNOLOGY  
P. KOTHAKOTA - 517 112

Circulate to all EEE Faculty

Y.P.S.  
[Signature]  
Rambhadr  
T.A.  
N.H.  
R.  
Card of

PRINCIPAL  
VEMU INSTITUTE OF TECHNOLOGY  
P. KOTHAKOTA - 517 112



# VEMU INSTITUTE OF TECHNOLOGY

P.Kothakota, Near Pakala, Chittoor(Dt.), AP - 517112

Date:24-05-2018

Three day Faculty Development Program (FDP) on “FPGA based controllers for Electrical Engineering Applications” from 25-5-2018 to 27-5-2018

## Program Schedule

S.No	DATE	TIME	TOPIC NAME	RESOURCE PERSON
1	25-05-2018	10.30 AM to 12.30 PM	Types of modules in FPGA	Mr.P.Madhu, Managing Director,HIEE Empower Solutions Hyd
		2.00 PM to 4.00 PM	FPGA for Electrical & Electronics Applications	
2	26-05-2018	10.30 AM to 12.30 PM	FPGA-Design fundamentals	
		2.00 PM to 4.00 PM	FPGA-Programming methods	
3	27-05-2018	10.30 AM to 12.30 PM	Converter/Inverter control with FPGA	
		2.00 PM to 4.00 PM	FPGA-based control of three-level inverters	

Copy to Principal sir for Information

Circulate to all EEE Faculty

*me*  
PRINCIPAL  
VEMU INSTITUTE OF TECHNOLOGY  
P. KOTHAKOTA - 517 112

  
HEAD  
DEPARTMENT OF EEE  
VEMU INSTITUTE OF TECHNOLOGY  
P. KOTHAKOTA - 517 112



# VEMU INSTITUTE OF TECHNOLOGY:P.KOTHAKOTA

BEAR PAKALA, CHITTOOR-517112

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Anantapuramu)

## Department of Electrical and Electronics

Academic Year: 2017-18

Sem: II

Attendance Sheet of Three day Faculty Development Program (FDP) on "FPGA based controllers for Electrical Engineering Applications" from 25-5-2018 to 27-5-2018

S.No	Name of the faculty	25-5-2018 (FN)	25-5-2018 (AN)	26-5-2018 (FN)	26-5-2018 (AN)	27-5-2018 (FN)	27-5-2018 (AN)
1	Dr.D.Obulesu						
2	Dr.D.Chandrasekhar						
3	Dr.A.Hemasekhar						
4	M.Murali						
5	Y.P.Swapna						
6	K.Dillibabu						
7	C.MD.Shareef						
8	A.Haritha						
9	N.Devasena						
10	T.Rajasekhar						
11	Y.Nagarjunareddy						
12	K.Sruthi						
13	V.Geetha						

PRINCIPAL  
VEMU INSTITUTE OF TECHNOLOGY  
P.KOTHAKOTA-517112



# VEMU INSTITUTE OF TECHNOLOGY-P.KOTHAKOTA

YEAR PAKALA, CHITTOOR-517112

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Anantapuramu)

## Department of Electrical and Electronics

Academic Year: 2017-18

Sem: II

14	K. Sumalatha						
15	T. Dhanaraj						
16	V. Ramesh						
17	B. Ganya						
18	T. Narasimha reddy						
19	N. Vaseem Raja						
20	B. Sravani						
21	B. Anil Kumar						

PRINCIPAL

VEMU INSTITUTE OF TECHNOLOGY

P. KOTHAKOTA - 517 112

HEAD

DEPARTMENT OF EEE

VEMU INSTITUTE OF TECHNOLOGY



# VEMU INSTITUTE OF TECHNOLOGY

Chittoor-Tirupati National Highway, P Kothakota, Near Pakala, Chittoor (Dt.), A.P - 517112  
(Approved by AICTE New Delhi, Permanently Affiliated to JNTUA, Ananthapuramu ,

## CERTIFICATE OF PARTICIPATION

This is to certify that T. Raja Sekhara working as  
Asst. professor of Dept. of EEE, VEMU ET has  
actively participated in Three day Faculty Development Program (FDP) on  
"FPGA based controllers for Electrical Engineering Applications" from 25-5-  
2018 to 27-5-2018, Organized by the Department of Electrical and  
Electronics Engineering, VEMU Institute of Technology, P.Kothakota,  
Chittoor(Dt), A.P.

*Dr. D. Chandra Sekhar*  
Convener

Dr. D. Chandra Sekhar

*Naveen Kilari*  
Principal

Dr. Naveen Kilari

*Prof. K. Chandra Sekhar Naidu*  
Chairman

Prof. K. Chandra Sekhar Naidu

VEMU INSTITUTE OF TECHNOLOGY  
VEMU INSTITUTE OF TECHNOLOGY  
P. KOTHAKOTA - 517 112



# VEMU INSTITUTE OF TECHNOLOGY

Chittoor-Tirupati National Highway, P.Kothakota, Near Pakala, Chittoor (Dt.), A.P - 517112  
(Approved by AICTE, New Delhi, Permanently Affiliated to JNTUA, Ananthapuramu ,

## CERTIFICATE OF PARTICIPATION

This is to certify that A. Haritha working as Assistant professor of Dept. of EEE, VEMU ET has actively participated in Three day Faculty Development Program (FDP) on "FPGA based controllers for Electrical Engineering Applications" from 25-5-2018 to 27-5-2018, Organized by the Department of Electrical and Electronics Engineering, VEMU Institute of Technology, P.Kothakota, Chittoor(Dt), A.P.

*Dr. D. Chandra Sekhar*  
Convener

Dr. D. Chandra Sekhar

*Dr. Naveen K. Naidu*  
Principal

Dr. Naveen K. Naidu

*Prof. K. Chandra Sekhar Naidu*  
Chairman

Prof. K. Chandra Sekhar Naidu

VEMU INSTITUTE OF TECHNOLOGY  
P. KOTHAKOTA - 517 112



# VEMU INSTITUTE OF TECHNOLOGY

P.Kothakota, Near Pakala, Chittoor(Dt.), AP - 517112

**Date: 27-05-2018**

Three day Faculty Development Program (FDP) on "FPGA based controllers for Electrical Engineering Applications" from 25-5-2018 to 27-5-2018

## Report

The Department of Electrical & Electronics Engineering Organized Three day Faculty Development Program (FDP) on "FPGA based controllers for Electrical Engineering Applications" from 25-5-2018 to 27-5-2018 under VETA Association.

In Day 1, Mr.P.Madhu explained about the general FPGA architecture consists of three types of modules. They are I/O blocks or Pads, Switch Matrix/ Interconnection Wires and Configurable logic blocks (CLB). The basic FPGA architecture has two dimensional arrays of logic blocks with a means for a user to arrange the interconnection between the logic blocks

In Day 2, Mr.P.Madhu discussed about The line between software and hardware engineering is blurrier than it might seem. Devices called field-programmable gate arrays (FPGAs), whose physical attributes can be manipulated through the use of hardware description languages (HDLs), bridge the gap between programming software and programming hardware

In Day 3, Mr.P.Madhu discussed FPGA control implementation of a grid-tied current-controlled inverter. It combines several control modules presented in different Technical Notes to form a complete converter control, executed entirely in the FPGA of a B-Box RCP controller

On Three day Faculty gained more information from the said FDP.



*mu*  
PRINCIPAL  
VEMU INSTITUTE OF TECHNOLOGY  
P. KOTHAKOTA - 517 112





Sample Photos

*me*  
PRINCIPAL  
VEMU INSTITUTE OF TECHNOLOGY  
P. KOTHAKOTA - 517 112

*[Signature]*  
HEAD  
DEPARTMENT OF EEE  
VEMU INSTITUTE OF TECHNOLOGY  
P. KOTHAKOTA - 517 112