(19)

VEMU INSTITUTE OF TECHNOLOGY

P.Kothakota, Near Pakala, Chittoor (Dt.), AP - 517112

Three day Faculty Development Program (FDP)

on

"FPGA based controllers for Electrical Engineering Applications"

BY

Mr.P.Madhu,
Managing Director,HIEE Empower
Solutions Hyd

Date: 25-5-2018 to 27-5-2018

Target: Faculty Members



P.Kothakota, Near Pakala, Chittoor(Dt.), AP - 517112

Date:23-05-2018

DEPARTMENT OF EEE
VEMU INSTITUTE OF TECHNOLOGY

P. KOTHAKOTA - 517 112

CIRCULAR

A Three day Faculty Development Program (FDP) on "FPGA based controllers for Electrical Engineering Applications" from 25-5-2018 to 27-5-2018 will be conducted by Department of Electrical & Electronics Engineering Hence all the staff members are instructed to attend the FDP without fail.

Circulate to all EEE Faculty

VEMU INSTITUTE OF TECHNOLOGY
P. KOTHAKOTA - 517 112



P.Kothakota, Near Pakala, Chittoor(Dt.), AP - 517112

Date:24-05-2018

Three day Faculty Development Program (FDP) on "FPGA based controllers for Electrical Engineering Applications" from 25-5-2018 to 27-5-2018

Program Schedule

	S.No	DATE	TIME	TOPIC NAME	RESOURCE PERSON		
	1	25-05-2018	10.30 AM to 12.30 PM 2.00 PM to 4.00 PM	Types of modules in FPGA FPGA for Electrical & Electronics Applications			
	2	26-05-2018	10.30 AM to 12.30 PM	FPGA-Design fundamentals	Mr.P.Madhu, Managing Director,HIEE Empower Solutions		
			2.00 PM to 4.00 PM	FPGA-Programming methods	Hyd		
	3	27-05-2018	10.30 AM to 12.30 PM	Converter/Inverter control with FPGA			
	3	27-00 2010	2.00 PM to 4.00 PM	FPGA-based control of three-level inverters			

Copy to Principal sir for Information

Circulate to all EEE Faculty

DEPARTMENT OF EEE
VENU INSTITUTE OF TECHNOLOGY
P. KOTHAKOTA - 517 112

P. KOTHAKOTA - 517 112



VEMU INSTITUTE OF TECHNOLOGY:P.KOTHAKOTA EAR PAKALA, CHITTOOR-517112

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Anantapuramu)

Department of Electrical and Electronics

Academic Year: 2017-18

Sem: II

Attendance Sheet of Three day Faculty Development Program (FDP) on "FPGA based controllers for Electrical Engineering Applications" from 25-5-2018 to 27-5-2018

S.No	Name of the faculty	25-5-2018 (FN)	25-5-2018 (AN)	26-5-2018	26-5-2018	27-5-2018	27-5-2018
				(FN)	(AN)	(FN)	(AN)
1	Dr.D.Obulesu	(X	()Z	CA	(X	0	Q.
2	Dr.D.Chandrasekhar	A.			A,		A
3	Dr.A.Hemasekhar	A-Hou	Atom	A Higo	A. Hge	A-481	A. Hze
4	M.Murali	Colle	a Oro		O led		all.
5	Y.P.Swapna	4.8-8	4.8-8	49.4	4.83	9.19	4.84
6	K.Dillibabu	Bulul	Doline	Duhan	Dehmy	Duhu ,	Behing
7	C.MD.Shareef	Gua & .	Call	PS hus	Crub St	And &	Cul &
8	A.Haritha	H		1	2		W
9	N.Devasena	N OF	N. A	N.00	W. St	10.80	n. De
10	T.Rajasekhar	G. R.	P.M.	MA	a. N	GRA	COL
11	Y.Nagarjunareddy	MAR	YMA	YND	YMP	YAP.	YAND
12	K.Sruthi	8	8	\$	S	S.	8
13	V.Geetha	heefe	Creta	Geele	Caela	Cesta	Create

PRINCIPAL



VEMU INSTITUTE OF TECHNOLOGY: P.KOTHAKOTA EAR PAKALA, CHITTOOR-517112

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Anantapuramu)

Department of Electrical and Electronics

Academic Year: 2017-18

Sem: II

14	K. Sumalatha	(k)	K	(A)	00		R
15	T.Dhanaraj	Toland	Tolary	Toom	T. Phenai	Dheed	mandan
16	V.Ramesh	P.	Q ·	Q V	OD J	AD 10	B
17	B.Gamya	B. Garage	B. Games	B Grove	Bhary	R. Comme	Rham
18	T. Narasimha reddy	Receipt	Rodales	Delay	Valor	below	lodos
19	N. Vaseem Raja	1.6	Kha	Noto	Ship	12 de	Avo
20	B. Sravani	B. Same	D. Sraoni	B. Siara	Besausi	P. Smai	Brown
21	B.Anil Kumar	& Aus	PA	& Do	BAN	Ban	PA

PRINCIPAL

VEMU INSTITUTE OF TECHNOLOGY

P. KOTHAKOTA - 517 112

DEPARTMENT OF EEE

EMU INSTITUTE OF TECHNIOLOGY



Chittoor-Tirupati National Highway, P Kothakota, Near Pakala, Chittoor (Dt.), A.P - 517112 (Approved by AICTE. New Delhi, Permanently Affiliated to JNTUA, Ananthapuramu,

CERTIFICATE OF PARTICIPATION

This	is	to	certify	that	T-Ro	ya sel	chas.			working	as
Aut	prof	WOY		of	De	pt-of	TEE V	EMUL	Т		_has
activel	ly pa	ırtici	pated in	Three	day Fac	culty (Devel	opment	Prog	ram (FDI	e) on
"FPG.	А ва	sed o	controller	s for E	Electrical	Engi	neerii	ıg Appl	licatio	ns" from 2	25-5-
2018	to	27-5	-2018, (Organi	zed by	the	Дера	rtment	of I	Electrical	and
				•	_		_		•	P.Kothal	
Chitto			0	,	-		,		05,		o ,
C	(,,,,									

Convener

Dr. D.Chandra Sekhar

Principal

Dr. Naveen Kilari

Chairman

Prof. K. Chandra Sekhar Naidu

P. KOTHAKOTA - 517 112



Chittoor-Tirupati National Highway, P.Kothakota, Near Pakala, Chittoor (Dt.), A.P - 517112 (Approved by AICTE. New Delhi, Permanently Affiliated to JNTUA, Ananthapuramu,

CERTIFICATE OF PARTICIPATION

This	is to	certify	that	H . A	arita		working	as
Assista		0206	of	De	pt-of EEE	, VEMUET		has
actively	partici	pated in	Three	day Facul	lty Developi	nent Prog1	ram (FDP)) on
"ГРБА	based (controller	s for E	lectrical I	Ingineering)	Application	rs" from 2.	5-5-
2018 t	o 27-5	7-2018, (Organiz	ed by t	he Departm	ent of I	Electrical	and
Electron	nics E1	ngineering	g, VES	MU Inst	itute of Te	chnology,	P.Kothak	ota,
Chittoo	$r(Dt)$, \mathcal{F}	1. <i>P</i> .						
Ø·cla	ul ak	rul	N 1	avaart		L'aure	mun	
	ivener	•	P	rincipal	we	Chaii	man	
r. D.Cha	ındra Sı	ekhar	Dr. Na	veen Koi	Prof.	K. Chandr	a Sekhar N	Naidu

P. KOTHAKOTA - 517 112



P.Kothakota, Near Pakala, Chittoor(Dt.), AP - 517112

Date: 27-05-2018

Three day Faculty Development Program (FDP) on "FPGA based controllers for Electrical Engineering Applications" from 25-5-2018 to 27-5-2018

Report

The Department of Electrical & Electronics Engineering Organized Three day Faculty Development Program (FDP) on "FPGA based controllers for Electrical Engineering Applications" from 25-5-2018 to 27-5-2018 under VETA Association.

In Day 1, Mr.P.Madhu explained about the general FPGA architecture consists of three types of modules. They are I/O blocks or Pads, Switch Matrix/ Interconnection Wires and Configurable logic blocks (CLB). The basic FPGA architecture has two dimensional arrays of logic blocks with a means for a user to arrange the interconnection between the logic blocks

In Day 2, Mr.P.Madhu discussed about The line between software and hardware engineering is blurrier than it might seem. Devices called field-programmable gate arrays (FPGAs), whose physical attributes can be manipulated through the use of hardware description languages (HDLs), bridge the gap between programming software and programming hardware

In Day 3, Mr.P.Madhu discussed FPGA control implementation of a grid-tied current-controlled inverter. It combines several control modules presented in different Technical Notes to form a complete converter control, executed entirely in the FPGA of a B-Box RCP controller

On Three day Faculty gained more information from the said FDP.





VEMU INSTITUTE OF TECHNOLOGY
P. KOTHAKOTA - 517 112



PRINCIPAL
VEMU INSTITUTE OF TECHNOLOGY
P. KOTHAKOTA - 517 112

DEPARTMENT OF EEE
VEMU INSTITUTE OF TECHNOLOGY
P. KOTHAKOTA - 517 112