### SUBJECT:VLSI DESIGN(20A04606) YEAR/SEM: III-II BRANCH:EEE

Mr.R.Narayana Rao ASSISTANT PROFESSOR DEPT. OF E.C.E, VEMU IT CHITTOOR

## MOS Field-Effect Transistors (MOSFETs)

Compared to BJTs, MOSFETs can be made quite small (i.e., requiring a small area on the silicon IC chip).

Their manufacturing process is relatively simple.

Their operation requires comparatively little power.

Ways to implement digital and analog functions utilizing MOSFETs almost exclusively (i.e., with very few or no resistors). Click to edit Master subtitle style

Possible to pack large numbers of MOSFETs (>200 million!) on a single IC chip to implement very sophisticated, very-large-scaleintegrated (VLSI) circuits such as those for memory and microprocessors.

Analog circuits such as amplifiers and filters are also implemented in MOS Technology.

### Physical structure of the enhancement-type NMOS transistor



## **3D** Perspective







N-channel MOSFET is formed in a p-type substrate: Channel created by inverting the substrate surface from p type to n type. Hence the induced channel is also called an inversion layer.

Gate voltage at which a sufficient number of mobile electrons accumulate---- Threshold voltage Vt

### **Applying a Small VDS**



VDS causes a current ID to flow through source and drain.Conductance of the channel is proportional to the excess gate voltage VGS above Vt



\_\_\_\_\_

#### Operation as VDS Is Increase



Channel depth depends on this voltage

- Channel is no longer of uniform depth?
- Channel will take the tapered form shown:
- Deepest at the source end and shallowest at the drain end.
- As VDS is increased, the channel becomes more tapered and its resistance increases correspondingly



## Derivation of the iD-VDS Relationship.





### $iDdx = \Box nCoxW [VGS-Vt-v(x)] dv(x)$

Integrating both sides of this equation from x=0 to x=L and, correspondingly, for v(0) = 0 and v(L)=vDS

$$\int_{0}^{L} iDdx = \int_{0}^{V_{DS}} \Box nCoxW [VGS-Vt-v(x)]$$

,



- Trindi ----

 $u_{0,i_{min}} = u_{i_{min}} - V_i$ 

 $\eta_{10} \le \eta_{10} - V$ 

Sourceion

channel is proclead soft at the deate and, and eye no longe affects the channel.

The W Har - Y



At the beginning of the saturation region substituting VDS = VGS - V t

**nCox** is a constant determined by the process technology used to fabricate the n-channel MOSFET. It is known as the process transconductance parameter.

#### Denoted k'n and has the dimensions of A/V2

k'n =

$$i_D = k'_n \frac{W}{L} \left[ (v_{GS} - V_t) v_{DS} - \frac{1}{2} v_{DS}^2 \right]$$
(

(Triode region)

(Saturation region)

Different notations: Kn, K'n □n; C"ox Tox ; VT0,VTN,VTP;

 $i_D = \frac{1}{2} k'_n \frac{W}{I} (v_{GS} - V_t)^2$ 

Consider a process technology for which Lmin =0.4  $\Box$  m, tox = 8 nm,  $\Box$ n = 450 cm2/V- s, and Vt = 0.7 V.

(a) Find Cox and k'n .

(b) For a MOSFET with W /L = 8  $\Box$  m/0.8  $\Box$  m, calculate the values of VGS and VDSmin needed to operate the transistor in the saturation region with a dc current ID = 100  $\Box$ A.

(c) For the device in (b), find the value of VGS reguired to cause the device to operate as a  $1000-\Box$  resistor for very small VDS.



(b) For operation in the saturation region,  

$$i_{D} = \frac{1}{2} k'_{n} \frac{W}{L} (v_{GS} - V_{t})^{2}$$

$$100 = \frac{1}{2} \times 194 \times \frac{8}{0.8} (V_{GS} - 0.7)^{2}$$

$$V_{GS} - 0.7 = 0.32 \text{ V}$$

$$V_{GS} = 1.02 \text{ V}$$

$$V_{DS\min} = V_{GS} - V_{t} = 0.32 \text{ V}$$
(c) For the MOSFET in the triode region with VDS very  
sm  

$$r_{DS} \equiv \frac{v_{DS}}{i_{D}} \Big|_{\text{small } v_{DS}} = \frac{1}{\left| \left[ k'_{n} \frac{W}{L} (V_{GS} - V_{t}) \right] \right|}$$

$$1000 = \frac{1}{194 \times 10^{-6} \times 10(V_{GS} - 0.7)}$$
$$V_{GS} - 0.7 = 0.52 \text{ V}$$
$$V_{GS} = 1.22 \text{ V}$$

### **The p-Channel MOSFET**

Fabricated on an n-type substrate
p + regions for the drain and source
Has holes as charge carriers
VGS and VDS are negative and the threshold voltage
Vt is negative

It is important to be familiar with the PMOS transistor for two reasons:

**1.PMOS devices are still available for discrete-circuit design** 

2. Both PMOS and NMOS transistors are utilized in complementary MOS or CMOS circuits, which is currently the dominant MOS . . technology.

### Circuit symbol for the *n*-channel enhancement-type MOSFET





**Ideal :** Once the channel is pinched off at the drain end, further increases in VDS have no effect on the channel's shape.



Vt =

→ **Practice** 0.5 Micreasing VDS beyond VDSsat does affect the channel. Channel pinch-off point is moved slightly away from the drain, toward the source. The voltage across the channel remains constant at VGS - Vt = VDSsat. Additional voltage applied to the drain appears as a voltage drop across the narrow depletion region between the end of the channel and the drain region. This voltage accelerates the electrons that reach the drain end of the channel. The channel length is in effect reduced, from L to L –  $\Delta$ L. Phenomenon known as *Channel-length modulation*. iD is inversely proportional to the channel length. iD increases with VDS

Source Channel Drain -  $v_{DSsat} = v_{GS} - V_t +$  $-L - \Delta L$  $i_D = \frac{1}{2}k'_n \frac{W}{I - \Lambda I} (v_{GS} - V_t)^2$  $=\frac{1}{2}k'_{n}\frac{W}{L}\frac{1}{1-(\Delta L/L)}(v_{GS}-V_{t})^{2}$  $(\Delta L/L) \ll 1$  $\cong \frac{1}{2} k'_n \frac{W}{L} \left(1 + \frac{\Delta L}{L}\right) (v_{GS} - V_t)^2$ 

# $\Delta L = \Box'$ vDS

 $\Box$  ' is a process-technology parameter with the dimensions of  $\Box$  m/V

$$i_D = \frac{1}{2} k'_n \frac{W}{L} \left( 1 + \frac{\lambda'}{L} v_{DS} \right) (v_{GS} - V_t)^2$$
$$\lambda = \frac{\lambda'}{L}$$

$$i_D = \frac{1}{2} k'_n \frac{W}{L} (v_{GS} - V_t)^2 (1 + \lambda v_{DS})$$

### The Role of the Substrate - The Body Effect



Source terminal connected to the substrate (or body) terminal B,

- In ICs, the substrate is usually common to many MOS transistors.
- Substrate connected to the most negative power supply in an NMOS circuit (most positive in a PMOS circuit).

Resulting reverse-bias voltage between source and body . (VSB) will have an effect on device operation. The reverse bias voltage will widen the depletion region .This in turn reduces the channel depth. To return the channel to its former state, VGS has to be increased. The effect of VSB on the channel can be represented as a change in the threshold voltage Vt . Increasing the reverse substrate bias voltage VSB results in an increase in Vt .

$$V_t = V_{t0} + \gamma \left[ \sqrt{2\phi_f + V_{SB}} - \sqrt{2\phi_f} \right]$$

Vto Threshold voltage for VSB = 0

 $\Box f$  Physical parameter with (2  $\Box f$ ) typically 0.6 V

**Fabrication-process parameter** 

$$\gamma = \frac{\sqrt{2qN_A\varepsilon_s}}{C_{ox}}$$

q Electron charge (1.6 x 10-19 C)

**NA** Doping concentration of the p-type substrate

S Permittivity of silicon (11.7  $\Box$  0 = 11.7 x 8.854 x 10-14 = 1.04 X 10-12 F/cm) The parameter  $\Box$  has the dimension of  $\Box$  V and is typically 0.4 V<sup>1</sup>/<sub>2</sub>

hannel Devices

	VSB	by	I VSBI	
NA	by	ND ,		
2□f is typically 0.75 V				
∃ is t	vpically -	0.5 V½	(Negative)	

# Review

### **Transistor Structure**





## N Transistor Operation - Cutoff

## . Vgs << Vt : Transistor OFF

- Majority carrier in channel (holes)
- No current from source to drain



## N Transistor Operation - Subthreshold

### 0 < Vgs < Vt : Depletion region

- Electric field repels majority carriers (holes)
- Depletion region forms no carriers in channel
- No current flows (except for leakage current)



## N Transistor Operation - ON

### ✓ Vgs > Vt , VDS=0: Transistor ON

- **Electric field attracts minority carriers (electrons)**
- Inversion region forms in channel
- Depletion region insulates channel from substrate
- **Current can now flow from drain to source!**



## N Transistor Operation - Linear

### ☑ Vgs > Vt , VDS < VGS - Vt : Linear (Active) mode</p>

- **Combined electric fields shift channel and depletion region**
- **Current flow dependent on VGS, VDS**



## N Transistor Operation - Saturation

### Vgs > Vt , VDS >VGS -Vt : Saturated mode

- Channel "pinched off"
- **Current still flows due to electron drift**
- **Current flow dependent on VGS**



- P Transistor Operation
  Opposite of N-Transistor
- Vgs >> Vt : Transistor OFF
  - Majority carrier in channel (electrons)
  - No current from source to drain
- 0 > Vgs > Vt : Depletion region
  - Electric field repels majority carriers (electrons)
  - Depletion region forms no carriers in channel
  - No current flows (except for leakage current)
- Vgs < Vt , VDS=0: Transistor ON
  - Electric field attracts minority carriers (holes)
  - Inversion region forms in channel
  - Depletion layer insulates channel from substrate
  - Current can now flow from source to drain!

## P Transistor Modes of Operation

- Vgs < Vt, VDS > VGS VT : Linear (Active) mode
- Combined electric fields shift channel and depletion region
- Current flow dependent on VGS, VDS
- **Vgs < Vt**, **VDS < VGS VT**: Saturation mode
- Channel "pinched off"
- Current still flows due to hole drift
- Current flow dependent on VGS

Some Values for Vtp: Book (0.5µm) : -0.8V AMI (1.5µm): -1.02V

## I-V Characteristics of MOS Transistors



# Latch-up

- CMOS ICs have parasitic silicon-controlled rectifiers (SCRs).
- When powered up, SCRs can turn on, creating low-resistance path from power to ground. Current can destroy chip.
- Early CMOS problem. Can be solved with proper circuit/layout structures.



## Parasitic Transistors

- Parasitic bipolar transistors form at N/P junctions
- . Latchup when parasitic transistors turn on
- Preventing latchup:
  - Add substrate contacts ("tub ties") to reduce Rs, Rw
     OR
  - Use Silicon-on-Insulator



## **Controlling Latchup - Substrate Contacts**

- Purpose: connect well/substrate to power supply
- . Alternative term: tub tie
- Recommendations (source: Weste & Eshraghian)
  - Conservative: 1 substrate contact for every supply connection
  - Less conservative: 1 substrate contact for every 5-10 transistors



### Solution to latch-up

Use tub ties to connect tub to power rail. Use enough to create low-voltage connection.



# **Scaling of CMOS**

Advances in device manufacturing technology allow for a steady reduction of the minimum feature size such as the minimum transistor channel length realizable on a chip.



Evolution of (average) minimum channel length of MOS transistors over time.

## Scaling of CMOS....

- Scaling refers to the systematic reduction of transistor dimensions from one generation to the next.
- It reduces the parasitic capacitances and also the carrier transit times in the devices.
- Improves the circuit speed.
- It narrows the performance gap between CMOS and logic gates based on bipolar transistors.
- Reduction of the transistor dimensions improves the packing density of CMOS.

## **Full Scaling of CMOS**

• "Full Scaling," involves scaling all dimensions and voltages by the same factor, 1/s, where s is greater than one.

• Scaling factor of  $1/\Box 2$  is used ( $s = \Box 2$ ), then the packing density

in transistors per square centimeter will be doubled.

- The goal is to keep the electrical field patterns in the scaled device identical to those in the original device.
- Keeping the electrical fields constant ensures the physical integrity of the device and avoids breakdown or other secondary effects.
- This scaling leads to greater device density (Area), higher performance (Intrinsic Delay), and reduced power consumption (P).

### Full Scaling of CMOS

Parameter	Relationship	Scales by
L	-	<b>1/s</b>
W	-	1/s
t <sub>ox</sub>	-	1/s
V <sub>DD</sub>	-	1/s
C <sub>OX</sub>	$\frac{\varepsilon_{ox}WL}{t_{ox}}$	1/s
K	$\frac{W}{L}\frac{\mu\varepsilon_{ox}}{t_{ox}}$	S
<b>t</b> <sub>p</sub>	$\propto \frac{C_L}{V_{DD}K} \propto \frac{C_{ox}}{V_{DD}K}$	1/s
Р	$fC_L V_{DD}^2$	1/s <sup>3</sup>
Packing Density	-	8 <sup>2</sup>
Power Density	-	1/s



# **CMOS INVERTER**

 $V_{DD} = 2.5 \text{ V}$ 

 $ov_0 = 0$ 

 $v_1 = 0$ 

 $R_{\text{on}p}$ 



CMOS

uses one NMOS and

one PMOS transistor.

Α

inverter



 $v_I = V_{DD}$ 

Simplified model of the inverter for a low input level. The output is pulled to VDD through the onresistance of the PMOS transistor.

46

DD = 2.5 V

 $o v_0 = V_{DD}$ 

Konp

 $R_{\text{on}n}$ 

## **CMOS Inverter - DC Response**

- DC Response: Vout vs. Vin for a gate
- Ex: Inverter
  - When Vin = 0 -> Vout = VDD
  - When  $Vin = VDD \rightarrow Vout = 0$

In between, Vout depends on transistor size and current

By KCL, must settle such that
 Idsn = |Idsp|

- We could solve equations
- But graphical solution gives more insight



## **Transistor Operation**

- . Current depends on region of transistor behavior
- For what Vin and Vout are NMOS and PMOS in
  - Cutoff?
  - Linear?
  - Saturation?



## **NMOS Operation**

Cutoff	Linear	Saturated
Vgsr	Vgsr	Vgsi
	Vdsr - Vden	Vdsr > Vden
		vout - viti - viti



## **PMOS Operation**

Cutoff	Linear	Saturated
Vgsp < Vtp	Vgsp < Vtp	Vgsp < Vtp
Vin < VDD + Vtp	Vin < VDD + Vtp	Vin < VDD + Vtp
	Vdsp > Vgsp –	Vdsp < Vgsp –
	Vtp	Vtp
	Vout > Vin – Vtp	Vout < Vin - Vtp

Vgsp = Vin - VDD Vtp < 0 Vdsp = Vout - VDD V<sub>DD</sub> V<sub>in</sub> V<sub>out</sub>

## **I-V Characteristics**

• Make PMOS is wider than NMOS such that Kn = Kp



## Current vs. Vout, Vin



# Load Line Analysis

- For a given Vin:
  - Plot Idsn, Idsp vs. Vout
  - Vout must be where |currents| are equal in magnitude





### **CMOS Inverter Load Characteristics**



# **DC Transfer Curve**

• Transcribe points onto Vin vs. Vout plot



# **Operating Regions**

 $V_{DD}$ 

• Revisit transistor operating regions



### **e** V<sub>DD</sub>





Calculate the critical points of the resulting voltage transfer curve. For this we need the *i*- v relationships of QN and QP.

#### For QN

$$i_{DN} = k'_n \left(\frac{W}{L}\right)_n \left[ (v_I - V_{tn}) v_O - \frac{1}{2} v_O^2 \right] \quad \text{for } v_O \le v_I - V_{tn}$$

$$i_{DN} = \frac{1}{2}k'_n \left(\frac{W}{L}\right)_n (v_I - V_{tn})^2 \quad \text{for } v_O \ge v_I - V_{tn}$$

For QP

$$i_{DP} = k_p' \left(\frac{W}{L}\right)_p \left[ (V_{DD} - v_I - |V_{tp}|)(V_{DD} - v_O) - \frac{1}{2}(V_{DD} - v_O)^2 \right]$$
  
for  $v_O \ge v_I + |V_{tp}|$ 

 $i_{DP} = \frac{1}{2} k_{p}' \left(\frac{W}{L}\right)_{p} (V_{DD} - v_{I} - |V_{tp}|)^{2} \quad \text{for } v_{O} \le v_{I} + |V_{tp}|$ 



60

VIO

- CMOS inverter is usually designed to have Vtn = |Vtp| = Vt and kn'(WIL)n = k'p(WIL)p
- □p is 0.3 to 0.5 times □n. Kn and Kp should be equal.
- The width of the p-channel device is made two to three times that of the n-channel device.
- The two devices are designed to have equal lengths, with widths related by (Wp / Wn) = (□p / □n)
- This will result in k'n(W / L)n = k'p(W / L)p (KN = KP) and the inverter will have a symmetric transfer characteristic and equal current-driving capability in both directions (pull-up and pull-down).

- VIL Maximum permitted logic-0 or "low" level at the input.
- VIH Minimum permitted logic-1or "high" level at the input.





To determine VIH : QN is in the triode region QP is in salutation (KN = KP)

Equating *iDN* and *iDP* and assume matched devices (KN = KP)

$$(v_I - V_t)v_O - \frac{1}{2}v_O^2 = \frac{1}{2}(V_{DD} - v_I - V_t)^2$$

Differentiating both sides relative to vI

$$(v_{I} - V_{t})\frac{dv_{O}}{dv_{I}} + v_{O} - v_{O}\frac{dv_{O}}{dv_{I}} = -(V_{DD} - v_{I} - V_{t})$$

Substitute vI = VIH and dvO/dvI = -1 to obtain

$$v_O = V_{IH} - \frac{V_{DD}}{2}$$





*VIL* can be determined in a manner similar to that used to find  $V_{IH}^{v_{a}}$ . Alternatively, we can use the symmetry relationship.

$$V_{IH} - \frac{V_{DD}}{2} = \frac{V_{DD}}{2} - V_{IL}$$

Hence we get,

$$V_{IL} = \frac{1}{8}(3V_{DD} + 2V_t)$$

The noise margins can now be determined as follows:

$$NM_{H} = V_{OH} - V_{IH}$$

$$= V_{DD} - \frac{1}{8}(5V_{DD} - 2V_{t})$$

$$= \frac{1}{8}(3V_{DD} + 2V_{t})$$

$$NM_{L} = V_{IL} - V_{OL}$$

$$= \frac{1}{8}(3V_{DD} + 2V_{t}) - 0$$

$$= \frac{1}{8}(3V_{DD} + 2V_{t})$$

The symmetry of the voltage transfer characteristic results in equal noise margins. If QN and QP are not matched, the voltage transfer characteristic will no longer be symmetric.

