

**DEMONSTRATION**  
**on**  
**DIGITAL COMPUTER PLATFORMS LAB**  
**(III EEE-II Sem)**

**By**

**Mrs. K.J.POORNIMA, M.Tech**

**Assistant Professor**

**DEPT.OF E.C.E,**

**VEMU IT CHITTOOR**

# Topicstobediscussed

- Vision,Mission, POs,PSOs&PEOs
- Syllabus&CourseOutcomes(COs)
- OverviewofMicroProcessorandMicro-Controller
- CodeComposerStudio  
(CCS-V6.1using(MSP430Controller)
- MajorEquipmentList
- LabPhysicalView
- Dos &Don't
- SafetyPrecautions

# **Vision, Mission, POs, PSOs & PEOs**

# Visionoftheinstitute

To be a premier institute for professional education producing dynamic and vibrant force of technocrat with competent skills, innovative ideas and leadership qualities to serve the society with ethical and benevolent approach.

# Missionoftheinstitute

**Mission\_1:** To create a learning environment with state-of-the-art infrastructure, well equipped laboratories, research facilities and qualified senior faculty to impart high quality technical education.

**Mission\_2:** To facilitate the learners to foster innovative ideas, inculcate competent research and consultancy skills through Industry-Institute Interaction.

**Mission\_3:** To develop hard work, honesty, leadership qualities and sense of direction in rural youth by providing value based education.

# Vision of the Department

To become a centre of excellence in the field of Electronics and Communication Engineering and produce graduates with Technical Skills, Research & Consultancy Competencies, Life-long Learning and Professional Ethics to meet the challenges of the Industry and evolving Society.

# Mission of the Department

**Mission\_1:** To enrich Technical Skills of students through Effective Teaching and Learning practices for exchange of ideas and dissemination of knowledge.

**Mission\_2:** To enable the students with research and consultancy skill sets through state-of-the art laboratories, industry interaction and training on core & multidisciplinary technologies.

**Mission\_3:** To develop and instill creative thinking, Life-long learning, leadership qualities, Professional Ethics and social responsibilities among students by providing value based education.

# Programme Educational Objectives (PEOs)

**PEO\_1:** To prepare the graduates to be able to plan, analyze and provide innovative ideas to investigate complex engineering problems of industry in the field of Electronics and Communication Engineering using contemporary design and simulation tools.

**PEO\_2:** To provide students with solid fundamentals in core and multidisciplinary domain for successful implementation of engineering products and also to pursue higher studies.

**PEO\_3:** To inculcate learners with professional and ethical attitude, effective communication skills, teamwork skills, and an ability to relate engineering issues to broader social context at work place.



# ProgrammeOutcome(POs)

- PO\_1:Engineeringknowledge:** Applytheknowledgeof mathematics,science,engineering fundamentals,and anengineeringsspecializationtothesolutionofcomplexengineeringproblems.
- PO\_2: Problem analysis:** Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- PO\_3: Design/development of solutions:** Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety,and the cultural, societal, and environmental considerations.
- PO\_4: Conduct investigations of complex problems:** Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- PO\_5: Modern tool usage:** Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understandingof the limitations.
- PO\_6: The engineer and society:** Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- PO\_7: Environment and sustainability:** Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
- PO\_8: Ethics:** Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- PO\_9:Individualandteamwork:**Functioneffectivelyasanindividual,andasamemberorleaderindiverse teams,andinmultidisciplinarysettings.
- PO\_10: Communication:** Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
- PO\_11: Project management and finance:** Demonstrate knowledge and understanding of the engineering and management principles andapplythese to one's own work,as amemberandleader ina team, to manage projects and in multidisciplinary environments.
- PO\_12: Life-long learning:** Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context oftechnological change.

# ProgrammeSpecificOutcome(PSOs)

**PSO\_1: Higher Education:** Qualify in competitive examinations for pursuing higher education by applying the fundamental concepts of Electronics and Communication Engineering domains such as Analog & Digital Electronics, Signal Processing, Communication & Networking, Embedded Systems, VLSI Design and Control Systems etc..

**PSO\_2: Employment:** Get employed in allied industries through their proficiency in program specific domain knowledge, specialized software packages and Computer programming or become an entrepreneur.

# Syllabus&CourseOutcomes(COs)



**JAWAHARLALNEHRUTECHNOLOGICALUNIVERSITYANANTAPUR**

**IIIB.Tech.II-Sem(ECE)**

**(20A02602P)DIGITALCOMPUTERFLATFORMSLABORATORY**

**DEPTOFELECTRONICSANDCOMMUNICATIONENGINEERING**

**CourseOutcomes:**

CO1. Write and Execute different programs 8086, 8051 & ARM Cortex M0 assembly level languages using MASM assembler.

CO2. Design and implement some specific real time applications.

**List of Experiments:**

Intel 8086 (16 bit Micro Processor)

1. Programs for 16 bit arithmetic operations for 8086 (using various addressing modes).
2. Program for sorting an array for 8086.
3. Program for searching for a number or character in a string for 8086.
4. Program for String manipulations for 8086.

1. Interfacing ADC and DAC to 8086.
2. Parallel communication between two microprocessors using 8255.
3. Serial communication between two microprocessor kits using 8251.
4. Interfacing to 8086 and programming to control stepper motor.
5. Programming using arithmetic, logical and bit manipulation instructions of 8051.
6. Program and verify Timer/Counter in 8051.
7. Program and verify interrupt handling in 8051.
8. UART operation in 8051.
9. Communication between 8051 kit and PC.
10. Interfacing LCD to 8051.
11. Interfacing matrix or keyboard to 8051.

## **Note: Use MASM/8086 microprocessor kit**

1. Introduction to MASM Programming.
2. Programs using arithmetic and logical operations.
3. Programs using string operations and Instruction prefix: Move Block, Reverse string, sorting, String comparison.
4. Programs for code conversion.
5. Multiplication and Division programs.
6. Sorting and multibyte arithmetic.
7. Programs using CALL and RET instructions.



# VEMU INSTITUTE OF TECHNOLOGY :: P. KOTHAKOTA

Department of Electronics & Communication Engineering)

NEAR PAKALA, CHITTOOR-517112

(Approved by AICTE, New Delhi & Affiliated to JNTUA, Anantapuramu  
(19A02601P) DIGITAL COMPUTER PLATFORM SLAB

## LIST OF EXPERIMENTS TO BE CONDUCTED

### DCP Lab

List of Experiments:

**PART A:**

**LIST OF PROGRAMS USING MASAM/ALP:**

- 1. Programs for 16-bit arithmetic operations for 8086 (using various addressing modes).**
- 2. Program for sorting an array for 8086.**
- 3. Program for searching for a number or character in a string for 8086.**
- 4. Program for string manipulations for 8086.**

**PART-B:**

List of experiments using 8086 and 8051 modules:

- 1. Interfacing ADC and DAC to 8086.**
- 2. Parallel communication between two microprocessors using 8255.**
- 3. Interfacing to 8086 and programming to control stepper motor.**
- 4. Programming using arithmetic, logical and bit manipulation instructions of 8051**

# **Additional experiments (Beyond Curriculum)**

1. 8259-Interrupt controller and its interfacing program with 8086
2. Programming using arithmetic, logical and bit manipulation instructions of 8051



# WHATisMicroProcessor?

- **Program controlled semiconductor device(IC) which fetches (from memory), decodes and executes instructions.**
- **It is used as CPU(Central ProcessingUnit)in computers.**

**Fifth Generation Pentium**

**Fourth Generation**

During 1980s  
Low power version of HMOS technology (HCMOS)  
32 bit processors  
Physical memory space  $2^{24}$  bytes = 16 Mb Virtual memory space  $2^{40}$  bytes = 1 Tb Floating point hardware  
Supports increased number of addressing modes

**Intel 80386**

**Second Generation**

During 1973  
NMOS technology  $\Rightarrow$  Faster speed, Higher density, Compatible with TTL  
4 / 8 / 16 bit processors  $\Rightarrow$  40 pins  
Ability to address large memory spaces and I/O ports  
Greater number of levels of subroutine nesting  
Better interrupt handling capabilities

**Intel 8085 (8 bit processor)**

**Third Generation**


During 1978  
HMOS technology  $\Rightarrow$  Faster speed, Higher packing density  
16 bit processors  $\Rightarrow$  40/48/64 pins  
Easier to program  
Dynamically relocatable programs  
Processor has multiply/divide arithmetic hardware  
More powerful interrupt handling capabilities  
Flexible I/O port addressing

**Intel 8086 (16 bit processor)**


**First Generation**

Between 1971-1973  
PMOS technology, non compatible with TTL  
4 bit processors  $\Rightarrow$  16 pins  
8 and 16 bit processors  $\Rightarrow$  40 pins  
Due to limitations of pins, signals are multiplexed

# ARCHITECTURE OF 8086



# REGISTER ORGANIZATION



Sl.No.	Type	Registerwidth	Nameofregister
1	Generalpurposeregister	16bit	AX,BX,CX,DX
		8bit	AL,AH,BL,BH,CL,CH,DL,DH
2	Pointerregister	16bit	SP,BP
3	Indexregister	16bit	SI, DI
4	InstructionPointer	16bit	IP
5	Segmentregister	16bit	CS,DS,SS,ES
6	Flag(PSW)	16bit	Flagregister

# INSTRUCTIONSET


;PROGRAM TO ADD TWO 16-BIT DATA (METHOD-1)

```

DATA SEGMENT ;Assembler directive
    ORG 1104H ;Assembler directive
    SUM DW 0 ;Assembler directive
    CARRY DB 0 ;Assembler directive
DATA ENDS ;Assembler directive
CODE SEGMENT ;Assembler directive
    ASSUME CS:CODE ;Assembler directive
    ASSUME DS:DATA ;Assembler directive
    ORG 1000H ;Assembler directive
    MOV AX,205AH ;Load the first data in AX register
    MOV BX,40EDH ;Load the second data in BX register
    MOV CL,00H ;Clear the CL register for carry
    ADD AX,BX ;Add the two data, sum will be in AX
    MOV SUM,AX ;Store the sum in memory location (1104H)
    JNC AHEAD ;Check the status of carry flag
    INC CL ;If carry flag is set,increment CL by one
AHEAD: MOV CARRY,CL ;Store the carry in memory location (1106H)
    HLT
CODE ENDS ;Assembler directive
END ;Assembler directive
    
```

**Program**  
A set of instructions written to solve a problem.

**Instruction**  
Directions which a microprocessor follows to execute a task or part of a task.



■ Binary bits

■ English Alphabets  
 ■ 'Mnemonics'  
 ■ Assembler Mnemonics → Machine Language

# 1.DataTransferInstructions

Instructionsthat areusedtotransferdata/addressintoregisters,memory locationsandI/Oports.

Generallyinvolve twooperands:SourceoperandandDestinationoperandofthe samesize.

**Source:**Registeroramemorylocationoranimmediatedata **Destination :** Register or a memory location.

Thesizeshouldbeaeitherabyteoraword.

A8-bitdatacanonlybemovedto8-bitregister/memoryanda16-bitdatacanbe moved to 16-bit register/ memory.

# 1.DataTransferInstructions

Mnemonics: **MOV,XCHG,PUSH,POP,IN,OUT...**

## MOVreg2/mem,reg1/mem

MOV reg2, reg1  
MOVmem,reg1  
MOVreg2, mem

(reg2) $\leftarrow$ (reg1)  
(mem) $\leftarrow$ (reg1)  
(reg2) $\leftarrow$ (mem)

## MOVreg/mem,data

MOVreg,data  
MOVmem,data

(reg) $\leftarrow$ data  
(mem) $\leftarrow$ data

## XCHGreg2/mem,reg1

XCHGreg2,reg1  
XCHGmem,reg1

(reg2) $\leftrightarrow$ (reg1)  
(mem) $\leftrightarrow$ (reg1)

# 1. DataTransferInstructions

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT...**

## **PUSH** reg16/mem

**PUSH** reg16

$(SP) \leftarrow (SP) - 2$   
 $MA_S = (SS) \times 16_{10} +$   
 $SP(MA_S; MA_S + 1) \leftarrow (reg16)$

**PUSH** mem

$(SP) \leftarrow (SP) - 2$   
 $MA_S = (SS) \times 16_{10} + SP$   
 $(MA_S; MA_S + 1) \leftarrow (mem)$

## **POP** reg16/ mem

**POP** reg16

$MA_S = (SS) \times 16_{10} + SP$   
 $(reg16) \leftarrow (MA_S; MA_S + 1)$   
 $(SP) \leftarrow (SP) + 2$

**POP** mem

$MA_S = (SS) \times 16_{10} + SP$   
 $(mem) \leftarrow (MA_S; MA_S + 1)$   
 $(SP) \leftarrow (SP) + 2$



# 1. DataTransferInstructions

Mnemonics: **MOV,XCHG,PUSH,POP,IN,OUT...**

<b>INA,[DX]</b>		<b>OUT [DX], A</b>	
<b>IN AL,[DX]</b>	$\text{PORT}_{\text{addr}=(\text{DX})}$ $(\text{AL}) \leftarrow (\text{PORT})$	<b>OUT[DX],AL</b>	$\text{PORT}_{\text{addr}=(\text{DX})}$ $(\text{PORT}) \leftarrow (\text{AL})$
<b>INAX,[DX]</b>	$\text{PORT}_{\text{addr}=(\text{DX})}$ $(\text{AX}) \leftarrow (\text{PORT})$	<b>OUT[DX],AX</b>	$\text{PORT}_{\text{addr}=(\text{DX})}$ $(\text{PORT}) \leftarrow (\text{AX})$
<b>IN A, addr8</b>		<b>OUT addr8, A</b>	
<b>INAL,addr8</b>	$(\text{AL}) \leftarrow (\text{addr8})$	<b>OUTaddr8, AL</b>	$(\text{addr8}) \leftarrow (\text{AL})$
<b>INAX,addr8</b>	$(\text{AX}) \leftarrow (\text{addr8})$	<b>OUTaddr8,AX</b>	$(\text{addr8}) \leftarrow (\text{AX})$

## 2. ArithmeticInstructions

Mnemonics: **ADD,ADC,SUB,SBB,INC,DEC,MUL,DIV,CMP...**

### **ADDreg2/mem,reg1/mem**

ADC reg2, reg1  
ADCreg2,mem  
ADCmem, reg1

$(reg2) \leftarrow (reg1) + (reg2)$   
 $(reg2) \leftarrow (reg2) + (mem)$   
 $(mem) \leftarrow (mem) + (reg1)$

### **ADDreg/mem,data**

ADDreg, data  
ADDmem,data

$(reg) \leftarrow (reg) + data$   
 $(mem) \leftarrow (mem) + data$

### **ADDA, data**

ADDAL, data8  
ADDAX,data16

$(AL) \leftarrow (AL) + data8$   
 $(AX) \leftarrow (AX) + data16$

## 2.ArithmeticInstructions

Mnemonics: **ADD,ADC,SUB,SBB,INC,DEC,MUL,DIV,CMP...**

### **ADCreg2/mem,reg1/mem**

ADC reg2, reg1  
ADCreg2,mem  
ADCmem, reg1

$(reg2) \leftarrow (reg1) + (reg2) + CF$   
 $(reg2) \leftarrow (reg2) + (mem) + CF$   
 $(mem) \leftarrow (mem) + (reg1) + CF$

### **ADCreg/mem, data**

ADCreg,data  
ADCmem, data

$(reg) \leftarrow (reg) + data + CF$   
 $(mem) \leftarrow (mem) + data + CF$

### **ADDCA, data**

ADDAL, data8  
ADDAX, data16

$(AL) \leftarrow (AL) + data8 + CF$   
 $(AX) \leftarrow (AX) + data16 + CF$

## 2.ArithmeticInstructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

### **SUBreg2/mem,reg1/mem**

SUB reg2, reg1  
SUBreg2,mem  
SUBmem,reg1

$(reg2) \leftarrow (reg1) - (reg2)$   
 $(reg2) \leftarrow (reg2) - (mem)$   
 $(mem) \leftarrow (mem) - (reg1)$

### **SUBreg/mem,data**

SUBreg,data  
SUBmem,data

$(reg) \leftarrow (reg) - data$   
 $(mem) \leftarrow (mem) - data$

### **SUBA,data**

SUBAL,data8  
SUBAX,data16

$(AL) \leftarrow (AL) - data8$   
 $(AX) \leftarrow (AX) - data16$

## 2.ArithmeticInstructions

Mnemonics: **ADD,ADC,SUB,SBB,INC,DEC,MUL,DIV,CMP...**

### SBBreg2/mem,reg1/mem

SBB reg2, reg1  
SBBreg2,mem  
SBBmem,reg1

$(reg2) \leftarrow (reg1) - (reg2) - CF$   
 $(reg2) \leftarrow (reg2) - (mem) - CF$   
 $(mem) \leftarrow (mem) - (reg1) - CF$

### SBBreg/mem, data

SBBreg,data  
SBBmem,data

$(reg) \leftarrow (reg) - data - CF$   
 $(mem) \leftarrow (mem) - data - CF$

### SBBA,data

SBBAL, data8  
SBBAX,data16

$(AL) \leftarrow (AL) - data8 - CF$   
 $(AX) \leftarrow (AX) - data16 - CF$

## 2.ArithmeticInstructions

Mnemonics: **ADD,ADC,SUB,SBB,INC,DEC,MUL,DIV,CMP...**

### **INC**reg/mem **INC**

reg8

$(\text{reg8}) \leftarrow (\text{reg8}) + 1$

INCreg16

$(\text{reg16}) \leftarrow (\text{reg16}) + 1$

INC mem

$(\text{mem}) \leftarrow (\text{mem}) + 1$

### **DEC**reg/mem

DEC reg8

$(\text{reg8}) \leftarrow (\text{reg8}) - 1$

DECreg16

$(\text{reg16}) \leftarrow (\text{reg16}) - 1$

DEC mem

$(\text{mem}) \leftarrow (\text{mem}) - 1$

## 2.ArithmeticInstructions

Mnemonics: **ADD,ADC,SUB,SBB,INC,DEC,MUL,DIV,CMP...**

<b>MULreg/mem</b> MUL	
reg	<u>Forbyte:</u> (AX) $\leftarrow$ (AL)x(reg8) <u>Forword:</u> (DX)(AX) $\leftarrow$ (AX)x(reg16)
MULmem	<u>Forbyte:</u> (AX) $\leftarrow$ (AL)x(mem8) <u>Forword:</u> (DX)(AX) $\leftarrow$ (AX)x(mem16)
<b>IMULreg/mem</b>	
IMUL reg	<u>Forbyte:</u> (AX) $\leftarrow$ (AL)x(reg8) <u>Forword:</u> (DX)(AX) $\leftarrow$ (AX)x(reg16)
IMULmem	<u>Forbyte:</u> (AX) $\leftarrow$ (AX)x(mem8) <u>Forword:</u> (DX)(AX) $\leftarrow$ (AX)x(mem16)

## 2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

**DIV reg/mem DIV**

reg

For 16-bit:-8-bit:

$(AL) \leftarrow (AX) :-$

$(reg8) \text{Quotient} (AH) \leftarrow (AX) \text{MOD} (reg$

$8) \text{Remainder}$

For 32-bit:-16-bit:

$(AX) \leftarrow (DX) (AX) :- (reg16) \text{Quotient}$

$(DX) \leftarrow (DX) (AX) \text{MOD} (reg16) \text{Remainder}$

DIV mem

For 16-bit:-8-bit:

$(AL) \leftarrow (AX) :- (mem8) \text{Quotient}$

$(AH) \leftarrow (AX) \text{MOD} (mem8) \text{Remainder}$

For 32-bit:-16-bit:

$(AX) \leftarrow (DX) (AX) :- (mem16) \text{Quotient}$

$(DX) \leftarrow (DX) (AX) \text{MOD} (mem16) \text{Remainder}$



## 2.ArithmeticInstructions

Mnemonics: **ADD,ADC,SUB,SBB,INC,DEC,MUL,DIV,CMP...**

### IDIVreg/mem

#### IDIV reg

##### For16-bit:-8-bit:

(AL) ← (AX) :-

(reg8)Quotient(AH) ← (AX)MOD(reg

8)Remainder

##### For32-bit:-16-bit:

(AX) ← (DX)(AX) :- (reg16)Quotient

(DX) ← (DX)(AX)MOD(reg16)Remainder

#### IDIVmem

##### For16-bit:-8-bit:

(AL) ← (AX) :- (mem8)Quotient

(AH) ← (AX)MOD(mem8) Remainder

##### For32-bit:-16-bit:

(AX) ← (DX)(AX) :- (mem16) Quotient

(DX) ← (DX)(AX)MOD(mem16)Remainder

## 2.ArithmeticInstructions

Mnemonics: **ADD,ADC,SUB,SBB,INC,DEC,MUL,DIV,CMP...**



**CMPreg2/mem,reg1/mem CMP**

reg2, reg1

Modifyflags $\leftarrow$ -(reg2)-(reg1)

If(reg2)>(reg1)thenCF=0,ZF=0,SF=0

If(reg2)<(reg1)thenCF=1,ZF=0,SF=1

If(reg2)=(reg1)thenCF=0, ZF=1, SF=0

**CMPreg2,mem**

Modifyflags $\leftarrow$ -(reg2)-(mem)

If(reg2)>(mem)thenCF=0,ZF=0,SF=0

If(reg2)<(mem)thenCF=1,ZF=0,SF=1

If(reg2)=(mem)thenCF=0,ZF=1, SF=0

**CMPmem, reg1**

Modifyflags $\leftarrow$ -(mem)-(reg1)

If(mem)>(reg1)thenCF=0,ZF=0,SF=0

If(mem)<(reg1)thenCF=1,ZF=0,SF=1

If(mem)=(reg1)thenCF=0,ZF=1, SF=0

## 2.ArithmeticInstructions

Mnemonics:**ADD,ADC,SUB,SBB,INC,DEC,MUL,DIV,CMP...**



**CMPreg/mem,data** **CMP**

**reg, data**

**Modifyflags←(reg)-(data)**

**If(reg)>datathenCF=0,ZF=0,SF=0**

**If(reg)<datathenCF=1,ZF=0,SF=1**

**If(reg)=datathenCF=0,ZF=1,SF=0**

**CMPmem, data**

**Modifyflags←(mem)-(mem)**

**If(mem)>datathenCF=0,ZF=0,SF=0**

**If(mem)<datathenCF=1,ZF=0,SF=1**

**If(mem)=datathenCF=0,ZF=1,SF=0**

## 2.ArithmeticInstructions

Mnemonics: **ADD,ADC,SUB,SBB,INC,DEC,MUL,DIV,CMP...**



**CMP A, data**

**CMPAL,data8**

**Modify flags $\leftarrow$ (AL)–data8**

**If(AL)>data8thenCF=0,ZF=0,SF=0**

**If(AL)<data8thenCF=1,ZF=0,SF=1**

**If(AL)=data8thenCF=0,ZF=1,SF=0**

**CMPAX,data16**

**Modifyflags $\leftarrow$ (AX)–data16**

**If(AX)>data16 thenCF=0,ZF=0,SF=0**

**If(mem)<data16thenCF=1,ZF=0, SF=1**

**If(mem)=data16thenCF=0,ZF=1,SF=0**

### 3.Logical Instructions

Mnemonics: **AND,OR,XOR,TEST,SHR,SHL,RCR,RCL...**

AND A, data AND AL, data8  AND AX, data16	(AL) ← (AL) & data8  (AX) ← (AX) & data16
AND reg/mem, data AND reg, data  AND mem, data	(reg) ← (reg) & data  (mem) ← (mem) & data

### 3.Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL...**

OR reg2/mem, reg1/mem OR reg2, reg1 OR reg2, mem OR mem, reg1	$(reg2) \leftarrow (reg2)   (reg1)$ $(reg2) \leftarrow (reg2)   (mem)$ $(mem) \leftarrow (mem)   (reg1)$
OR reg/mem, data OR reg, data OR mem, data	$(reg) \leftarrow (reg)   data$ $(mem) \leftarrow (mem)   data$
OR A, data OR AL, data8 OR AX, data16	$(AL) \leftarrow (AL)   data8$ $(AX) \leftarrow (AX)   data16$

### 3.Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL...**

XOR reg2/mem, reg1/mem XOR reg2, reg1 XOR reg2, mem XOR mem, reg1	$(reg2) \leftarrow (reg2) \wedge (reg1)$ $(reg2) \leftarrow (reg2) \wedge (mem)$ $(mem) \leftarrow (mem) \wedge (reg1)$
XOR reg/mem, data XOR reg, data XOR mem, data	$(reg) \leftarrow (reg) \wedge data$ $(mem) \leftarrow (mem) \wedge data$
XOR A, data XOR AL, data8 XOR AX, data16	$(AL) \leftarrow (AL) \wedge data8$ $(AX) \leftarrow (AX) \wedge data16$

### 3.Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL...**

TEST reg2/mem, reg1/mem TEST reg2, reg1 TEST reg2, mem TEST mem, reg1	Modify flags $\leftarrow$ (reg2) & (reg1) Modify flags $\leftarrow$ (reg2) & (mem) Modify flags $\leftarrow$ (mem) & (reg1)
TEST reg/mem, data TEST reg, data TEST mem, data	Modify flags $\leftarrow$ (reg) & data Modify flags $\leftarrow$ (mem) & data
TEST A, data TEST AL, data8 TEST AX, data16	Modify flags $\leftarrow$ (AL) & data8 Modify flags $\leftarrow$ (AX) & data16



### 3.Logical Instructions

Mnemonics: **AND,OR,XOR,TEST,SHR,SHL,RCR,RCL...**

SHR reg/mem

SHR reg

i) SHR reg, 1

ii) SHR reg, CL


SHR mem

i) SHR mem, 1


ii) SHR mem, CL

$$CF \leftarrow B_{LSD} ; B_n \leftarrow B_{n+1} ; B_{MSD} \leftarrow 0$$

reg 8 / mem 8



reg 16 / mem 16



### 3.Logical Instructions

Mnemonics: **AND,OR,XOR,TEST,SHR,SHL,RCR,RCL...**

SHL reg/mem or SAL reg/mem

SHL reg or SAL reg

i) SHL reg, 1 or SAL reg, 1

ii) SHL reg, CL or SAL reg, CL


SHL mem or SAL mem

i) SHL mem, 1 or SAL mem, 1


ii) SHL mem, CL or SAL mem, CL

$$CF \leftarrow B_{MSD}; B_{n+1} \leftarrow B_n; B_{LSD} \leftarrow 0$$

reg 8 / mem 8



reg 16 / mem 16



### 3.Logical Instructions

Mnemonics: **AND,OR,XOR,TEST,SHR,SHL,RCR,**

**RCL...**

RCR reg/mem

RCR reg

i) RCR reg, 1



ii) RCR reg, CL

RCR mem

i) RCR mem, 1

ii) RCR mem, CL



$$B_n \leftarrow B_{n-1} ; B_{MSD} \leftarrow CF ; CF \leftarrow B_{LSD}$$



### 3.Logical Instructions

Mnemonics: **AND,OR,XOR,TEST,SHR,SHL,RCR,RCL...**



<p>ROL reg/mem</p> <p>ROL reg</p> <p>i) ROL reg, 1</p> <p>ii) ROL reg, CL</p>	$B_{n-1} \leftarrow B_n ; CF \leftarrow B_{MSD} ; B_{LSD} \leftarrow B_{MSD}$  <p>The diagram shows a horizontal register with 9 bits. The leftmost bit is labeled 'CF'. The next eight bits are labeled B<sub>7</sub>, B<sub>6</sub>, B<sub>5</sub>, B<sub>4</sub>, B<sub>3</sub>, B<sub>2</sub>, B<sub>1</sub>, and B<sub>0</sub> from left to right. A curved arrow above the register indicates a rightward shift of one bit position. A dashed arrow labeled 'MSD' points to the B<sub>7</sub> bit, and a solid arrow labeled 'LSD' points to the B<sub>0</sub> bit. The text 'reg 8 / mem 8' is centered above the register.</p>
<p>ROL mem</p> <p>i) ROL mem, 1</p> <p>ii) ROL mem, CL</p>	 <p>The diagram shows a horizontal register with 17 bits. The leftmost bit is labeled 'CF'. The next bits are labeled B<sub>15</sub>, B<sub>14</sub>, B<sub>13</sub>, followed by three dots, and then B<sub>1</sub>, B<sub>0</sub>. A curved arrow above the register indicates a rightward shift of one bit position. A dashed arrow labeled 'MSD' points to the B<sub>15</sub> bit, and a solid arrow labeled 'LSD' points to the B<sub>0</sub> bit. The text 'reg 16 mem 16' is centered above the register.</p>

## 4. String Manipulation Instructions

- ❑ String: Sequence of bytes or words
- ❑ 8086 instruction set includes instruction for string movement, comparison, scan, load and store.
- ❑ REP instruction prefix: used to repeat execution of string instructions
- ❑ String instructions end with **S** or **SB** or **SW**. **S** represents string, **SB** string byte and **SW** string word.
- ❑ Offset to effective address of the source operand is stored in **SI** register and that of the destination operand is stored in **DI** register.
- ❑ Depending on the status of **DF**, **SI** and **DI** registers are automatically updated.
- ❑ **DF=0** ⇒ **SI** and **DI** are incremented by 1 for byte and 2 for word.
- ❑ **DF=1** ⇒ **SI** and **DI** are decremented by 1 for byte and 2 for word.

## 4.String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

**REP**

**REPZ/REPE**

**(Repeat CMPS or SCAS until ZF=0)**

While  $CX \neq 0$  and  $ZF = 1$ , repeat execution of string instruction and  
 $(CX) \leftarrow (CX) - 1$

**REPNZ/REPNE**

**(Repeat CMPS or SCAS until ZF=1)**

While  $CX \neq 0$  and  $ZF = 0$ , repeat execution of string instruction  
and  
 $(CX) \leftarrow (CX) - 1$

## 4.String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

### MOVS

#### MOVSB

$MA = (DS) \times 16_{10} + (SI)$   
 $MA_E = (ES) \times 16_{10} + (DI)$

$(MA_E) \leftarrow (MA)$

If  $DF=0$ , then  $(DI) \leftarrow (DI) + 1; (SI) \leftarrow (SI) + 1$

If  $DF=1$ , then  $(DI) \leftarrow (DI) - 1; (SI) \leftarrow (SI) - 1$

#### MOVSW

$MA = (DS) \times 16_{10} + (SI)$   
 $MA_E = (ES) \times 16_{10} + (DI)$

$(MA_E; MA_E + 1) \leftarrow (MA; MA + 1)$

If  $DF=0$ , then  $(DI) \leftarrow (DI) + 2; (SI) \leftarrow (SI) + 2$  If  $DF=$

1, then  $(DI) \leftarrow (DI) - 2; (SI) \leftarrow (SI) - 2$

## 4.String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Compare two string byte or string word

### CMPS

CMPSB

$MA = (DS) \times 16_{10} + (SI)$

$MA_E = (ES) \times 16_{10} + (DI)$

Modify flags  $\leftarrow (MA) - (MA_E)$

If  $(MA) > (MA_E)$ , then  $CF=0$ ;  $ZF=0$ ;  $SF=0$

If  $(MA) < (MA_E)$ , then  $CF=1$ ;  $ZF=0$ ;  $SF=1$

If  $(MA) = (MA_E)$ , then  $CF=0$ ;  $ZF=1$ ;  $SF=0$

CMPSW

#### For byte operation

If  $DF=0$ , then  $(DI) \leftarrow (DI) + 1$ ;  $(SI) \leftarrow (SI) + 1$  If  $DF=1$ , then  $(DI) \leftarrow (DI) - 1$ ;  $(SI) \leftarrow (SI) - 1$

#### For word operation

If  $DF=0$ , then  $(DI) \leftarrow (DI) + 2$ ;  $(SI) \leftarrow (SI) + 2$  If  $DF=1$ , then  $(DI) \leftarrow (DI) - 2$ ;  $(SI) \leftarrow (SI) - 2$



## 4.String Manipulation Instructions

Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS

Scan(compare) a string byte or word with accumulator

### SCAS

#### SCASB

$MA_E = (ES) \times 16_{10} + (DI)$

Modify flags  $\leftarrow (AL) - (MA_E)$

If  $(AL) > (MA_E)$ , then  $CF=0; ZF=0; SF = 0$

If  $(AL) < (MA_E)$ , then  $CF=1; ZF=0; SF = 1$

If  $(AL) = (MA_E)$ , then  $CF=0; ZF=1; SF=0$

If  $DF=0$ , then  $(DI) \leftarrow (DI) + 1$

If  $DF=1$ , then  $(DI) \leftarrow (DI) - 1$

#### SCASW

$MA_E = (ES) \times 16_{10} + (DI)$

Modify flags  $\leftarrow (AX) - (MA_E)$

If  $(AX) > (MA_E; MA_E + 1)$ , then  $CF=0; ZF=0; SF = 0$

If  $(AX) < (MA_E; MA_E + 1)$ , then  $CF=1; ZF=0; SF = 1$

If  $(AX) = (MA_E; MA_E + 1)$ , then  $CF=0; ZF=1; SF=0$

If  $DF=0$ , then  $(DI) \leftarrow (DI) + 2$

If  $DF=1$ , then  $(DI) \leftarrow (DI) - 2$

## 4.String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Load string byte into AL or string word into AX

### LODS

LODSB

$MA = (DS) \times 16_{10} + (SI)$  (AL)  
 $\leftarrow (MA)$

If  $DF=0$ , then  $(SI) \leftarrow (SI) + 1$   
If  $DF=1$ , then  $(SI) \leftarrow (SI) - 1$

LODSW

$MA = (DS) \times 16_{10} + (SI)$   
 $(AX) \leftarrow (MA ; MA+1)$

If  $DF=0$ , then  $(SI) \leftarrow (SI) + 2$   
If  $DF=1$ , then  $(SI) \leftarrow (SI) - 2$

## 4. String Manipulation Instructions

Mnemonics: **REP, MOVS, CMPS, SCAS, LODS, STOS**

Store byte from AL or word from AX into string

### STOS

STOSB

$MA_E = (ES) \times 16_{10} + (DI)$   
 $(MA_E) \leftarrow (AL)$

If  $DF=0$ , then  $(DI) \leftarrow (DI)+1$   
If  $DF=1$ , then  $(DI) \leftarrow (DI)-1$

STOSW

$MA_E = (ES) \times 16_{10} + (DI)$   
 $(MA_E; MA_E+1) \leftarrow (AX)$

If  $DF=0$ , then  $(DI) \leftarrow (DI)+2$   
If  $DF=1$ , then  $(DI) \leftarrow (DI)-2$

## 5. ProcessorControlInstructions

Mnemonics	Explanation
STC	SetCF←1
CLC	ClearCF←0
CMC	Complement carryCF←CF'
STD	SetdirectionflagDF←1
CLD	CleardirectionflagDF←0
STI	SetinterruptenableflagIF←1
CLI	ClearinterruptenableflagIF←0
NOP	Nooperation
HLT	Haltafterinterruptisset
WAIT	WaitforTESTpinactive
ESCopcodemem/reg	Usedtopassinstruction toacoprocessor whichsharesthe address and data bus with the 8086
LOCK	Lockbusduringnextinstruction

## 6. Control Transfer Instructions

- Transfer the control to a specific destination or target instruction ■  
Do not affect flags

### □ 8086 Unconditional transfers

Mnemonics	Explanation
CALLreg/mem/disp16	Call subroutine
RET	Return from subroutine
JMPreg/mem/disp8/ disp16	Unconditional jump

## 6. Control Transfer Instructions

❑ 8086 signed conditional branch instructions

❑ 8086 unsigned conditional branch instructions

- Checks flags
- If conditions are true, the program control is transferred to the new memory location in the same segment by modifying the content of IP

## 6. Control Transfer Instructions

### 8086 signed conditional branch instructions

Name	Alternatename
JE disp8 Jumpifequal	JZdisp8 Jumpifresultis0
JNEdisp8 Jumpifnotequal	JNZdisp8 Jumpifnotzero
JGdisp8 Jumpifgreater	JNLEdisp8 Jumpifnotlessequal
JGEdisp8 Jumpifgreaterthanor equal	JNLdisp8 Jumpifnotless
JLdisp8 Jumpifless than	JNGEdisp8 Jumpifnotgreaterthan or equal
JLEdisp8 Jumpiflessthanor equal	JNGdisp8 Jumpifnotgreater

### 8086 unsigned conditional branch instructions

Name	Alternatename
JE disp8 Jumpifequal	JZdisp8 Jumpifresultis0
JNEdisp8 Jumpifnotequal	JNZdisp8 Jumpifnotzero
JA disp8Jumpifa bove	JNBEdisp8 Jumpifnotbelowor equal
JAEdisp8 Jumpifaboveorequal	JNBdisp8 Jumpifnot below
JBdisp8 Jumpifbelow	JNAEdisp8 Jumpifnotaboveor equal
JBEdisp8 Jumpifbeloworequal	JNAdisp8 Jumpifnotabove

## 6. Control Transfer Instructions

- 8086 conditional branch instructions affecting individual flags

Mnemonics	Explanation
JCdisp8	JumpifCF= 1
JNCdisp8	JumpifCF= 0
JP disp8	JumpifPF=1
JNPdisp8	JumpifPF=0
JO disp8	JumpifOF=1
JNOdisp8	JumpifOF=0
JSdisp8	JumpifSF=1
JNSdisp8	JumpifSF=0
JZdisp8	Jumpifresultiszero,i.e, Z=1
JNZdisp8	Jumpifresultisnotzero,i.e,Z=1



# Assemble Directives

- Instructions to the Assembler regarding the program being executed.
- Control the generation of machine codes and organization of the program; but no machine codes are generated for assembler directives. Also
- called 'pseudo instructions'
- Used to:
  - › specify the start and end of a program
  - › attach values to variables
  - › allocate storage locations to input/output data
  - › define start and end of segments, procedures, macros etc..

DB

DW

SEGMENT  
ENDS

ASSUME

ORG  
END  
EVEN  
EQU

PROC  
FAR  
NEAR  
ENDP

SHORT

MACRO  
ENDM

■ DefineByte

■ Defineabyte(8-bit)variable

■ Reservesspecificamountofmemorylocationsto each variable

■ Range :  $00_H - FF_H$  for unsigned value;  $00_H - 7F_H$  for positive value and  $80_H - FF_H$  for negative value

■ General form: **variableDBvalue/values**

Example:

```
LISTDB7FH,42H, 35H
```

Three consecutive memory locations are reserved for the variable LIST and each data specified in the instruction are stored as initial value in the reserved memory location

DB

DW

SEGMENT  
ENDS

ASSUME

ORG  
END  
EVEN  
EQU

PROC  
FAR  
NEAR  
ENDP

SHORT

MACRO  
ENDM

■ DefineWord

■ Define a word type (16-bit) variable

■ Reserve two consecutive memory locations to each variable

■ Range:  $0000_H$ – $FFFF_H$  for unsigned value;  $0000_H$ – $7FFF_H$  for positive value and  $8000_H$ – $FFFF_H$  for negative value

■ General form: **variable DW value/values**

Example:

```
ALIST DW 6512H, 0F251H, 0CDE2H
```

Six consecutive memory locations are reserved for the variable ALIST and each 16-bit data specified in the instruction is stored in two consecutive memory locations.

DB

DW

SEGMENT  
ENDS

ASSUME

ORG

END

EVEN

EQU

PROC

FAR

NEAR

ENDP

SHORT

MACRO

ENDM

- **SEGMENT:** Used to indicate the beginning of a code/data/stack segment
- **ENDS:** Used to indicate the end of a code/data/stack segment
- **General form:**

Segnam SEGMENT

...  
...  
...  
...  
...

Segnam ENDS

}  
Program code  
or  
Data Defining Statements

User defined name of the  
segment

DB

DW

SEGMENT

ENDS

ASSUME

ORG

END

EVEN

EQU

PROC

FAR

NEAR

ENDP

SHORT


MACRO

ENDM

- Inform the assembler the name of the program/data segment that should be used for a specific segment.

- General form:

**ASSUME segreg:segnam,...,segreg:segnam**



**Example:**

```
ASSUME CS:ACODE, DS:ADATA
```

Tells the compiler that the instructions of the program are stored in the segment ACODE and data are stored in the segment ADATA

DB

DW

SEGMENT

ENDS

ASSUME

ORG  
END  
EVEN  
EQU

PROC  
FAR  
NEAR  
ENDP

SHORT

MACRO  
ENDM

- **ORG**(Origin)isusedtoassignthestartingaddress(Effective address) for a program/ data segment
- **END**isusedtoterminateaprogram;statements afterENDwillbe ignored
- **EVEN**:Informstheassemblerstoreprogram/datasegment starting from an even address
- **EQU**(Equate)isusedtoattachavaluetoavariab

### Examples:

ORG1000H	Informs the assembler that the statements following ORG 1000H should be stored in memory starting with effective address 1000 <sub>H</sub>
LOOP EQU 10FEH	Value of variable LOOP is 10FE <sub>H</sub>
<pre>_SDATA SEGMENT     ORG1200H     A DB 4CH     EVEN     BDW1052H _SDATA ENDS</pre>	In this data segment, effective address of memory location assigned to A will be 1200 <sub>H</sub> and that of B will be 1202 <sub>H</sub> and 1203 <sub>H</sub> .

DB

DW

SEGMENT  
ENDS

ASSUME

ORG  
END  
EVEN  
EQU

PROC  
ENDP  
FAR  
NEAR

SHORT

MACRO  
ENDM

■ **PROC** Indicates the beginning of a procedure

■ **ENDP** End of procedure

■ **FAR** Intersegment call ■

**NEAR** Intra-segment call

■ **General form**

procname PROC [NEAR/FAR]

...

...

...

RET

procname ENDP

Program statements of the procedure

Last statement of the procedure

User defined name of the  
procedure

DB

DW

SEGMENT  
ENDS

ASSUME

ORG  
END

EVEN

EQU

PROC  
ENDP  
FAR  
NEAR

SHORT

MACRO  
ENDM

### Examples:

<pre> ADD64PROCNEAR     ...     ...     ...     RET ADD64ENDP </pre>	<p>The subroutine/ procedure named ADD64 is declared as NEAR and so the assembler will code the CALL and RET instructions involved in this procedure as near call and return</p>
<pre> CONVERTPROCFAR     ...     ...     ...     RET CONVERTENDP </pre>	<p>The subroutine/ procedure named CONVERT is declared as FAR and so the assembler will code the CALL and RET instructions involved in this procedure as far call and return</p>



DB

DW

SEGMENT  
ENDS

ASSUME

ORG  
END  
EVEN  
EQU

PROC  
ENDP  
FAR  
NEAR

SHORT

MACRO  
ENDM

- Reserves one memory location for 8-bit signed displacement in jump instructions

Example:

JMP SHORT AHEAD

The directive will reserve one memory location for 8-bit displacement named AHEAD

DB

DW

SEGMENT  
ENDS

ASSUME

ORG  
END  
EVEN  
EQU

PROC  
ENDP  
FAR  
NEAR

SHORT

MACRO  
ENDM

■ **MACRO** Indicate the beginning of a macro

■ **ENDM** End of a macro ■

General form:

macroname **MACRO** [Arg1, Arg2...]

...  
...  
...

macroname **ENDM**



Program statements  
in the macro

User defined name of the macro

# INTRODUCTIONTOTASMPROGRAMMING

- The Turbo Assembler (TASM) mainly PC-targeted assembler package was Borland's offering in the X86 assembler programming tool market.
- As one would expect, TASM worked well with Borland's high-level language compilers for the PC, such as Turbo Pascal, Turbo Basic and Turbo C.

- The effective execution of a program in assembly language we need the following
  - MASM assembler
  - NE (Norton's Editor) editor (or) Edline editor
  - Linker
  - Debug utility of DOS

# HowtouseTASM:

- Install the specified TASM software on PC with DOS operating system. The program implementation and its execution are illustrated in four stages, they are
- Editing of program
- Assembling the program
- Linking the program
- Debugging and execution of the program
- `C:\tasm>edit(filename).asm`
- `>tasm (filename).asm`

# Assembling

- Turboassembler version 3.2 copyright (C) 1988, 1992  
Borland International
- Assemblingfile : (filename)
- Error messages : None
- Warning messages : None
- Passes : 1

- **PROGRAM:**

- Remaining memory : 392K

- C:\tasm>tlink(filename).obj

**TurboLinking**

- TurboLink version 5.1 copyright (C) 1992 Borland International

**the Program**

- 
- 

C:\tasm>debug (file name).exe

**Operation**

- -r
- -p
- -q


**Debugging &**

**of the  
Program**

# MICROCONTROLLER

- **What is a Microcontroller?**
- A single chip computer or A CPU with all the peripherals like RAM, ROM, I/O Ports, Timers, ADC etc... on the same chip. For ex: Motorola's 6811, Intel's 8051, Zilog's Z8 and PIC 16X etc...





# Parallel Communication Interface between two Microprocessors using 8255

The 8255 is a widely used, programmable parallel I/O device. It can be programmed to transfer data under various conditions, from simple I/O to interrupt I/O. The 8255 is a widely used, programmable parallel I/O device.

The 8255 has 24 I/O pins that can be grouped primarily into two 8 bit parallel ports: A and B, with the remaining 8 bits as Port C. The 8 bits of port C can be used as individual bits or be grouped into two 4 bit ports: CUpper (CU) and CLower (CL). The functions of these ports are defined by writing a control word in the control register.

8255 can be used in two modes: Bitset/Reset (BSR) mode and I/O mode. The BSR mode is used to set or reset the bits in port C. The I/O mode is further divided into 3 modes: mode 0, mode 1 and mode 2. In mode 0, all ports function as simple I/O ports.

Mode 1 is a handshake mode whereby Port A and/or Port B use bits from Port C as handshake signals. In the handshake mode, two types of I/O data transfer can be implemented: status check and interrupt. In mode 2, Port A can be set up for bidirectional data transfer using handshake signals from Port C, and Port B can be set up either in mode 0 or mode 1.

PA3	1		40	PA4
PA2	2		39	PA5
PA1	3		38	PA6
PA0	4		37	PA7
$\overline{RD}$	5		36	$\overline{WR}$
$\overline{CS}$	6		35	RESET
gnd	7		34	D0
A1	8		33	D1
A0	9		32	D2
PC7	10	8255	31	D3
PC6	11	PPI	30	D4
PC5	12		29	D5
PC4	13		28	D6
PC0	14		27	D7
PC1	15		26	Vcc
PC2	16		25	PB7
PC3	17		24	PB6
PB0	18		23	PB5
PB1	19		22	PB4
PB2	20		21	PB3

Fig. 3.8 Pins of 8255





Fig.3.9 Block diagram of 8255

**RD:(Read):**This signal enablestheRead operation. When the signal is low, microprocessor reads datafrom a selected I/O port of 8255.


**WR: (Write):** This control signal enables the write operation.

**RESET (Reset):** It clears the control registers and sets all ports in input mode. **CS,A0, A1:** These are device select signals. is connected to a decoded address and A0, A1 are connected to A0, A1 of microprocessor.

$\overline{CS}$	$A_1$	$A_0$	Selected
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	Control Register
1	x	x	8255 is not selected



**Fig 3.10 Control wordformat of8255**



**Fig. 3.11 BSR mode of 8255**

ü I/O Modes of 8255


### Mode 0: Simple Input or Output:

In this mode, Port A and Port B are used as two simple 8-bit I/O ports and Port C as two 4-bit I/O ports. Each port (or half-port, in case of Port C) can be programmed to function as simply an input port or an output port. The input/output features in mode 0 are: Outputs are latched, Inputs are not latched. Ports do not have handshake or interrupt capability.

In mode 1, handshake signals are exchanged between the microprocessor and peripherals prior to data transfer. The ports (A and B) function as 8-bit I/O ports. They can be configured either as input or output ports. Each port (Port A and Port B) uses 3 lines from port C as handshake signals. The remaining two lines of port C can be used for simple I/O functions. Input and output data are latched and Interrupt logic is supported.

Mode 1: Input control signals





**Fig.3.12 mode 1 input control signals**

**STB(Strobe Input):** This signal (active low) is generated by a peripheral device that it has transmitted a byte of data. The 8255, in response to, generates  $IBF$  and  $INTR$ .

**IBF (Input buffer full):** This signal is an acknowledgement by the 8255 to indicate that the input latch has received the data byte. This is reset when the microprocessor reads the data.

**INTR (Interrupt Request):** This is an output signal that may be used to interrupt the microprocessor. This signal is generated if,  $IBF$  and  $INTE$  are all at logic 1.

**INTE (Interrupt Enable):** This is an internal flip-flop to a port and needs to be set to generate the INTR signal. The two flip-flops INTEA and INTEB are set /reset using the BSR mode. The INTEA is enabled or disabled through PC4, and INTEB is enabled or disabled through PC2.

**OutputBufferFull):** This is an output signal that goes low when the microprocessor writes data into the output latch of the 8255. This signal indicates to an output peripheral that new data is ready to be read. It goes high again after the 8255 receives a signal from the peripheral.

**(Acknowledge):** This is an input signal from a peripheral that must output a low when the peripheral receives the data from the 8255 ports.

**NTR (Interrupt Request):** This is an output signal, and it is set by the rising edge of the signal. This signal can be used to interrupt the microprocessor to request the next data byte for output. The INTR is set and INTE are all one and reset by the rising edge of

# DOs&DON'TS

- Donotdisplacemonitor,keyboard,mouseetc.
- Donotusepersonalpendriveswithout permission.
- Students should not attempt torepair, open, tamper or interfere with any of the computer,cabling,orotherequipmentinthe laboratory.

## Safety Precautions

- Data will be preserved using UPS Backup.
- Equipped with Fire Extinguishers.
- Students and Faculty are instructed to follow Safety Instructions Chart in the Laboratories.
- Before inserting USB Stick, the Pendrives have to be scanned for any malicious content.
- The Lab is under CCTV camera surveillance.
- Keep all the Computers updated with antivirus software.
- Make sure the firewalls are enabled on each and every Computer.
- Miniature Circuit Breaker's (MCB's).
- Students inserting USB Stick have to be scanned for any malicious content.
- Students should not attempt to repair, open, tamper or interfere with any of the computer, cabling, or other equipment in the laboratory.
- Do not displace monitor, keyboard, mouse etc.
- Do not use personal pendrives without permission.



Fire Extinguishers



First Aid Box



Miniature Circuit Breaker's (MCB's).



CC Camera surveillance

Table 6.4.2 Safety Measures in the Laboratories

THANK YOU

